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This r epo r t  desc r ibes  t h e  work performed under con t r ac t  NAS8-20732 t o  
develop a  monoli thic  d i f f e r e n t i a l  ope ra t iona l  ampl i f i e r  t o  be used i n  
con t ro l  system e l e c t r o n i c s  f o r  space veh ic l e s .  The e l e c t r i c a l  s p e c i f i c a -  
t i o n s  emphasize l a r g e  output  vo l t age  swing, high open loop gain,  low input  
dc  e r r o r s ,  and low power d i s s i p a t i o n .  S p e c i f i c a l l y ,  they  a re :  
(1) Type: D i f f e r e n t i a l  Operat ional  Amplif ier .  (See F igure  1-1.) 
(2) D r i f t :  Maximum output  d r i f t  of 15 mV over t h e  temperature 
range of - 5 5 ' ~  t o  f125OC with:  Rinl = Rin2 = 50 K ohm, R f l  = R f 2  = 500 K 
ohms, and t h e  input  shor ted .  (Sca l lng  r e s i s t o r s  e x t e r n a l  t o  oven.) See 
F igure  1-1. 
(3) Power Consumption: Quiescent condi t ion  0.050 wa t t .  
(4) Output Voltage Swing: 60 v o l t s  peak-to-peak wi th  + 6 mA output  
c u r r e n t ,  
(5) Output Impedance: (Same condi t ions  given under d r i f t  s p e c i f i c a -  
t i ons . )  Less than  100 ohms over t h e  l i n e a r  range of 0  t o  + 30 v o l t s  wi th  
load  v a r i a t i o n s  from 5  K t o  no load. 
(6) Power Source: Vcc + 5%, s u f f i c i e n t  t o  meet output  vo l t age  
swing and power d i s s i p a t i o n .  
(7) Phase S h i f t :  Not more than  1.5 degrees l a g  a t  5  Hz, Rf = 500 K. 
6  (8) Open Loop Voltage Gain: Minimum of 10 . 
(9) Gain wi th  Externa l  Sca l ing  Res i s to r s  : Approximately 10. 
(10) Common Mode Reject  ion: Minimum 60 dB. 
(11) Frequency Response: Maximum of 3  dB down a t  2  KHz c losed  loop. 
The i n i t i a l  phase of t h i s  c o n t r a c t  was d i r e c t e d  toward t h e  des ign  
and f a b r i c a t i o n  of a  monoli thic  ampl i f i e r  incorpora t ing  v e r t i c a l  NPN and 
v e r t i c a l  PNP t r a n s i s t o r  s t r u c t u r e s  formed i n  a  d i e l e c t r i c a l l y  i s o l a t e d  
s u b s t r a t e .  (See Appendix A.) Due t o  t h e  low y i e l d  of t h i s  technology, 
t h e  f i n a l  phase was r e d i r e c t e d  toward d i e l e c t r i c a l l y  i s o l a t e d  v e r t i c a l  
NPN and l a t e r a l  (or s i d e  i n j e c t i o n )  PNP t r a n s i s t o r s .  This  process ing  
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F i g u r e  1.1. Closed Loop Feedback Connect ion (Gain o f  10) 
coupled wi th  t h in - f i lm  r e s i s t o r s ,  ha s  been demonstrated capable  of producing 
a m p l i f i e r s  w i th  reasonable  y i e l d .  F igure  1-2 shows a  photograph of t h e  
f i n a l  ampl i f i e r  conf igura t ion ,  mounted i n  a  s ea l ed  t ransparen t -covered  
pack age. 
This  r e p o r t  inc ludes  d a t a  on t h e  process ing  technology, c i r c u i t  design,  
i n t e g r a t e d  c i r c u i t  l ayout ,  t e s t i n g ,  and eva lua t ion  of t h i s  ampl i f i e r .  
F i g u r e  1 . 2  MOA-10 
L -4 
2.0 CIRCUIT ORGANIZATION 
2.1 General Descr ip t ion  
The MOA-lo* ampl i f i e r ,  shown schemat ica l ly  i n  F igure  2-1, i s  composed 
of t h e  fo l lowing  four  vo l t age  ga in  s t a g e s :  
F i r s t :  Q1 and Q2 i s  an i n v e r t i n g  common-emitter input  s t a g e  
(used a l s o  f o r  d r i f t**  compensation), 
Second: Q3 and Q4 i s  a  u n i t y  gain,  i n v e r t i n g  common-emitter s t a g e  
(used f o r  o f f s e t  *** compensation) 
Third:  Q5A-Q6A and Q5B-Q6B is  a  noninver t ing  common c o l l e c t o r -  
common base s t age ,  and 
Fourth: Q26 and Q27 i s  an i n v e r t i n g  common-emitter s t a g e .  
C o l l e c t i v e l y ,  t he se  s t a g e s  o f f e r  an o v e r a l l  vo l t age  ga in  i n  excess  of  
6  1 .0  x  10 . A u n i t y  gain,  i n v e r t i n g  s t age ,  Q and Q , i s  r equ i r ed  t o  pro-  3  4  
v i d e  t h e  proper  phase r e l a t i o n s h i p  f o r  nega t ive  common-mode feedback when 
t h e  e x t e r n a l  feedback r e s i s t o r s  a r e  connected a s  shown i n  Figure 1-1. Note 
t h a t  t h e  d i f f e r e n t i a l  feedback phase is a  mat te r  of choice  i n  connect ing 
t h e  e x t e r n a l  r e s i s t o r s ;  however, t h e  c o r r e c t  common-mode feedback phase 
must be supp l i ed  by t h e  ampl i f i e r  and cannot be reversed  by e x t e r n a l  i n t e r -  
connect ions.  Unity ga in  s t age ,  Q3 and Q4, is a l s o  used f o r  dc zero  o f f s e t  
compensation. 
*MOA-10 r e p r e s e n t s  Monoli thic  Opera t iona l  Amplif ier  - Number 10 (or 
f a b r i c a t e d  on s u b s t r a t e  type  number 10) .  
**Drift r e f e r s  t o  t h e  dc output  v o l t a g e  a s  a  func t ion  of temperature  
wi th  t h e  i npu t s  shor ted .  
***Offset r e f e r s  t o  t h e  dc output  v o l t a g e  wi th  t h e  i npu t s  sho r t ed  a t  a 
cons t an t  ( fo r  ins tance ,  room) temperature .  
Figure 2.1 MOA-10 Schematic 
2-2 
A vo l t age  r e g u l a t o r  i s  formed by R and Q7 t o  s t a b i l i z e  t h e  c u r r e n t s  
generated by Q through Q aga ins t  v a r i a t i o n s  i n  t h e  power supply vo l tage .  8  17 
Each cu r r en t  genera tor  inc ludes  a  diode connected t r a n s i s t o r  f o r  tempera- 
t u r e  s t a b i l i z a t i o n  and e m i t t e r  r e s i s t o r s  f o r  reducing t h e  e f f e c t  of V BE 
unbalances.  T r a n s i s t o r s  Q and Q d e l i v e r  cu r r en t  i n t o  t h e  dual  e m i t t e r  9  10 
input  s t a g e  ( s e e  Sec t ion  2.4 on d r i f t  con t ro l )  and Q and Q d e l i v e r  13 14 
cu r r en t  i n t o  R and R7 f o r  o f f s e t  c o n t r o l .  T rans i s to r  Q supp l i e s  common- 4  17 
mode cu r r en t  f o r  Q and Q4. 3  
The noninver t ing  ga ins tage  is b i a sed  by c o n t r o l l i n g  t h e  base  c u r r e n t s  
of t h e  Q6A and Q6B common-base s t a g e .  S ince  s i d e - i n j e c t i o n  PNP t r a n s i s t o r s  
a r e  used, wi th  Betas ranging from 1 t o  10, t h e  common-mode cu r r en t  gener- 
a t o r  must be designed t o  compensate f o r  t h i s  Beta range and thereby  
s t a b i l i z e  t h e  common-mode vo l t age  ac ros s  R8 and Rg. Components Q 19' '20' 
921' CR1,  R25, R26, R27, and R28 provide t h i s  compensated cu r r en t .  The 
e m i t t e r  base v o l t a g e  of Q22  c o n t r o l s  t h e  c u r r e n t  through R25 and t h e r e -  
f o r e  Q21. I f  t h e  Betas of Q21 and Q6A-Q6B a r e  approximately equal,  and 
t h e  c u r r e n t  out  of Q i s  approximately equal  t o  t h e  c u r r e n t  i n t o  Q 19  20' 
t h e  c o l l e c t o r  c u r r e n t s  of Q and Q6B become d i r e c t l y  dependent on t h e  6A 
vo l t age  ac ros s  R r ega rd l e s s  of PNP Betas.  Components R26, 25.' R27 9 and Q5E 
form a  l o c a l  feedback loop f o r  e s t a b l i s h i n g  ICpl equal  t o  V B E - 2 Z / ~ 2 5 .  
T r a n s i s t o r s  Q and Q provide a  double diode drop t o  s ink  c u r r e n t s  1 8A 18B 
from R8 and R These diode drops compensate t h e  emi t t e r  base vo l t ages  9 
Of Q 5 ~ - Q 2 6  and Q5f QZ7) thereby a i d i n g  i n  main ta in ing  a  s u f f i c i e n t  v o l t a g e  
ac ros s  t h e  c u r r e n t  genera tor  formed by Q24. 
The output  Class  B c u r r e n t  d r i v e  s t a g e  is  formed by p o s i t i v e  c u r r e n t  
composite Q29A and Q29B' and nega t ive  c u r r e n t  composite Q 30' Q3 1 ~ '  and 
Q31B. Diode connected t r a n s i s t o r s  Q28A' Q28B, and Q28C compensate f o r  
t h e  e m i t t e r  base vo l t ages  of Q29A, Q29B' and Q30 t o  reduce t h e  dead zone 
from 2.0 v o l t s  t o  a  few m i l l i v o l t s ,  e t c .  
2.2 Power D i s s ipa t ion  
The s p e c i f i c a t i o n  f o r  maximum power d i s s i p a t i o n  of 50 mW n e c e s s i t a t e s  
ope ra t i ng  each t r a n s i s t o r  a t  a  low cu r r en t  l e v e l .  Table  2.1 l is ts  t h e  
nominal cu r r en t  va lues ,  which add up t o  a  t o t a l  c u r r e n t  of 0.92 mA from 
a  45 v o l t  power supply. This  produces a  qu iescent  power consumption of  
PD = (45 v o l t s )  x (0.92 mA) = 41 m i l l i w a t t s  (2, I )  
TABLE 2.1 
AMPLIFIER BIAS LEVELS 
Each Component 
Q1 and Q2 
Q3 and Q4 
Q 5 ~ *  Q 6 ~  and Q 5 ~  ' Q 6 ~  
Q 5 ~  and Q 5 ~  
Q26 and Q27 
Q 2 9 ~  and ' 2 9 ~  
R40 and R41 
R1 0 
R34 
Nominal Current  Level* 









* Assuming nominal r e s i s t a n c e  va lues  
** Value i s  dependent on d r i f t  adjustment (see Sec t ion  2.4) 
The design will therefore accommodate resistor absolute values of 80 per- 
cent of nominal value and still meet the quiescent power specification. 
2.3 Open Loop Gain 
The open loop voltage gain of the MOA.10 can be represented by the 
following equation. 
A = A  x A  x A  x K 1 x A  x K 2  
vo 1 2 3 4 
where 
A = overall voltage gain at dc 
vo 
A1 I voltage gain of input stage, Q1 and Q2 (2.4) 
A2 I voltage gain of 2nd stage, Q3 and Q4 (2 0 5) 
A3 2 voltage gain of 3rd stage, Q -Q and Q5B-Q6B 5A 6A (2 0 6) 
K1 
= voltage gain (attenuation) of emitter followers 
Q5C and Q5D* (2 -7) 
A4 E voltage gain of 4th stage, Q26 and Q27 (2 8) 
K2 sz voltage gain (attenuation) of output emitter follower composite (2 0 9) 
Each component can be approximated as follows: 
where 
r '  = emi t t e r  p a r a s i t i c  r e s i s t a n c e ,  E 
r '  - base spreading r e s i s t a n c e ,  B 
B26 = 70 R8 = 150K r = 1300 r E 1 E5C = 650 (2.19) 
= 70 R29 = 50K 'rE3 = 2600 r E26 = 260 
B2gB = 70 R37 = 200K r t  = 5  r E 1 E29A = 2200 
5K = 2.5K %=1 r1 = 5  rt E3 E26 = 5  
r 
E29B = 10 
The output  is assumed p o s i t i v e  and i n  t h e  middle of t h e  dynamic range.  
The ampl i f i e r  input-output  t r a n s f e r  func t ion  changes a s  t he  output  v o l t a g e  
t r a v e r s e s  from p o s i t i v e  t o  nega t ive .  The e f f e c t  on dc ga in  i s  assumed t o  
be n e g l i g i b l e .  The normal ga in  va lues  become: 
A"(., = 1.1 x 10 6  
The g a i n  is  heav i ly  dependent upon temperature  (Eq. 2.16) and Beta, and is  
l i g h t l y  dependent upon r e s i s t o r  abso lu t e  va lues  and c o l l e c t o r  dynamic 
impedances. 
2 . 4  DC Zero Compensation 
The d r i f t  specification i s  recognized a s  t h e  most cha l lenging  design 
ob jec t ive .  Figure 2.2 a i d s  i n  i l l u s t r a t i n g  t h i s  s p e c i f i c a t i o n .  
A s t r i c t  i n t e r p r e t a t i o n  of t h e  c o n t r a c t  s p e c i f i c a t i o n s  would i d e n t i f y  
t h e  zero vo l t age  l i n e  as  any nominal dc d i f f e r e n t i a l  output  vo l tage .  
O r ,  i n  o the r  words, t he  +15 mv e r r o r  range app l i e s  only t o  temperature 
d r i f t  and not t o  nominal d i f f e r e n t i a l  o f f s e t  vo l tage .  
However, a  more demanding i n t e r p r e t a t i o n ,  of inc luding  t h e  nominal 
d i f f e r e n t i a l  o f f s e t  vo l tage  i n  t h e  +15 mv e r r o r  range, makes t h e  
ampl i f i e r  more adaptable  t o  high performance app l i ca t ions ,  and i s  
t h e r e f o r e  considered a  des ign  goal .  
-55Oc +25O C +125O c 
Figure  2 .2 .  Typical Output Voltage C h a r a c t e r i s t i c  v s .  Temperature 
The t o t a l  output  o f f s e t  e r r o r  inc ludes  t h e  fol lowing p r i n c i p a l  com- 
ponents.  
V = due t o  t h e  d i f f e r e n c e  of t h e  emi t te r -base  vo l t ages  of 
- t h e  f i r s t  s t a g e  
V = due t o  t h e  d i f f e r e n c e  of t h e  input  base cu r r en t s  of 
- t h e  f i r s t  s t a g e  
V = due t o  t h e  unbalance of t h e  c o l l e c t o r  load impedance of 
- t h e  f i r s t  s t a g e  
V = due t o  t h e  d i f f e r e n c e  of t h e  co l l ec to r -base  leakage 
- c u r r e n t s  of t h e  input  s t a g e  
V5 - due t o  t h e  d i f f e r e n c e  of t h e  input  base c u r r e n t s  of 
t h e  second s t a g e  
V = due t o  t h e  d i f f e r e n c e  of t h e  emi t te r -base  vo l t ages  of 
- t h e  second s t a g e  
V7 r due t o  t h e  unbalance i n  t h e  feedback r e s i s t o r s  which 
c r e a t e  o f f s e t s  due t o  t h e  ampl i f i e r  input  cu r r en t s  
The accumulation of a l l  of t h e s e  components, w i th  no means of com- 
pensa t ion ,  would impose a s eve re  y i e l d  l o s s  on t h e  monol i th ic  a m p l i f i e r  
i f  t h e  _+15 mv output  s p e c i f i c a t i o n  must be m e t  (k1.5 mv r e f e r r e d  t o  t h e  
i npu t ) .  A technique of compensating f o r  t h e  i nhe ren t  ampl i f i e r  o f f s e t  
and temperature  d r i f t  ha s  t h e r e f o r e  been incorpora ted .  The des ign  o f  
t h e  ampl i f i e r  i s  d i r e c t e d  toward minimizing t h e  nonl inear  d r i f t  terms, 
namely those  due t o  t r a n s i s t o r  base and leakage cu r r en t s ,  w i th  t h e  compen- 
s a t i n g  c i r c u i t r y  c o r r e c t i n g  f o r  t h e  l i n e a r  terms. 
The most troublesome component i n  t h e  l i s t  of o f f s e t  e r r o r s  i s  V2.  
The feedback impedance is  500k ohms, s o  V i s  t y p i c a l l y  domin.ant. . . 2  
a t  lower temperatures .  For ins tance ,  t h e  input  s t a g e  i s  designed t o  
ope ra t e  a t  c o l l e c t o r  c u r r e n t s  from 20 t o  10pa. With t r a n s i s t o r  Betas  
of 100 and 10% matching, t h e  20 pa d i f f e r e n t i a l  input  c u r r e n t  o f f s e t  w i l l  
c r e a t e  a 10 mv e r r o r  a t  t h e  ou tpu t ,  A t  - 5 5 ' ~  t h i s  e r r o r  is doubled. 
The compensation scheme ope ra t e s  on an input  s t a g e  V mechanism. BE 
While t h i s  technique is  e f f e c t i v e  i n  compensating a l l  accumulated d r i f t  
components, it is  r equ i r ed  t o  work t h e  h a r d e s t  a t  lower temperatures  due 
t o  i npu t  s t a g e  base c u r r e n t  e r r o r s .  Therefore  t h e  l a r g e s t  e r r o r s  a r e  
expected a t  lower temperatures .  
It can be seen  t h a t  d r i f t  compensation is  accomplished by c o n t r o l l i n g  
t h e  r e l a t i o n s h i p  of t h e  common-mode c u r r e n t s  de l ive red  t o  t h e  double 
e m i t t e r  i npu t  t r a n s i s t o r s  ( see  r e f e r e n c e  1). This  i s  shown 
Gary I. Baldwin and Graham A .  Rigby, "New Techniques f o r  D r i f t  Compen- 
s a t i o n  i n  I n t e g r a t e d  D i f f e r e n t i a l  Amplif iers" ,  IEEE J o u r n a l  of S o l i d  
S t a t e  C i r c u i t s ,  vo l .  SC3, No. 4, Dec. 1968. 
i n  Figure 2.3 i n  which two p a i r s  of t r a n s i s t o r s  a r e  
connected i n  p a r a l l e l .  The emi t t e r  base a r e a  of Q is made l a r g e r  than  1 A 
QIB  SO t h a t  changing the  common-mode c u r r e n t , I 1  modif ies  t h e  temperature 
d r i f t  and o f f s e t  introduced by t h a t  p a i r .  T rans i s to r  Q emi t te r -base  a rea  2B 
i s  made t h e  same a s  Q 1A and Q2* l i k e  QIB s o  t h a t  each p a i r  n e u t r a l i z e s  t he  
d r i f t ,  o f f s e t  unbalance of t he  o ther  p a i r .  By a d j u s t i n g  I and/or 12, 1 
accumulated d r i f t ,  o f f s e t  e r r o r s  can be compensated, and a  minimum d r i f t  
condi t ion  can be obtained without causing severe  c i r c u i t  unbalances which 
d e t e r i o r a t e  t he  common-mode r e j e c t i o n  and power supply r e j e c t i o n  pe r -  
formance. Note t h a t  Q and Q2A of Figure 2.3 can be coalesced s t r u c t u r e s  1A 
with  one c o l l e c t o r ,  one base, and two e m i t t e r s .  The c i r c u i t  can then  
be redrawn as  Q and Q i n  Figure 2.1. Adjustments of I and I2 a r e  accom- 1 2  1 
p l i shed  by l a s e r  pu l s ing  R and/or R12. Large incremental  changes a r e  made 11 
by blowing out metal  fu se  l i n k s .  
Af te r  t h e  temperature d r i f t  has  been minimized, t h e  r e s i d u a l  o f f s e t  
i s  compensated by in t roducing  d i f f e r e n t i a l  c u r r e n t s  i n t o  t h e  second s t a g e  
c o l l e c t o r  r e s i s t o r s ,  R4 and R7. I f  t h e  input  s t a g e  ga in  is  high and 
r e l a t i v e l y  cons tan t  wi th  temperature,  t h e  r e s u l t a n t  change i n  d r i f t  i s  
maintained small .  Of f se t  adjustment is  accomplished by l a s e r  pu ls ing  
R13 and/or R wi th  l a r g e  incremental changes made by blowing out metal  14' 
f u s e  l i n k s .  
2.5 Common-Mode Reiec t ion  and Power Supply Rejec t ion  
The primary cause f o r  reduced common-mode r e j e c t i o n  i s  due t o  un- 
balances i n  t h e  input  s t age .  .The d r i f t  c o r r e c t i o n  technique in t roduces  
a n e g l i g i b l e  unbalance i n  t h e  d i f f e r e n t i a l  s i g n a l  pa th ,  It is r epor t ed  
( re ference  1) t h a t  f o r  a r a t i o  of 20:l i n  t h e  two common-mode c u r r e n t s  
F i g u r e  2 .3 .  I n p u t  S tage  D r i f t  Compensation 
of  t h e  input  s t a g e  (say Q g  d e l i v e r i n g  10pa and Q d e l i v e r i n g  2  ma) t h e  10 
common-mode r e j e c t i o n  f a c t o r  i s  reduced by only 5db. Since i n  p r a c t i c e  
t h e  common-mode cu r ren t  r a t i o s  would never exceed 2:1, t h i s  e f f e c t  on 
common-mode r e  j  e c t  ion  performance i s  no t  important . 
The adjustment procedure f o r  d r i f t - o f  £se t  compensation i s  preceded 
by l a s e r  trimming R2 and R f o r  an e q u a l i t y  between 0.1 t o  1.0%. This  3 
s t e p  con t r ibu te s  t o  h igh  common-mode r e j e c t i o n  f a c t o r s .  As t h e  input  
common-mode vo l t age  i s  changed, t h e  f i n i t e  c o l l e c t o r  dynamic output  imped- 
ance of Q and Q10 c r e a t e  a  corresponding change i n  t h e  common-mode 
c o l l e c t o r  c u r r e n t s  of Q and Q2 .  This i n  t u r n  c r e a t e s  a  d i f f e r e n t i a l  1 
s i g n a l  due t o  impedance unbalances a t  t h e  c o l l e c t o r s  of Q1 and Q 2 .  The 
common-mode r e j e c t i o n  due t o  t h i s  e f f e c t  i s  given by 
D i f f e r e n t i a l  input  t o  d i f f e r e n t i a l  ou tput  ga in  CMR = Common-mode input  t o  d i f f e r e n t i a l  out  gain (2.20) 
f o r  a  one v o l t  common-mode input  vo l t age  change, where 
h  - 1 
oe (Q911Q10) E p a r a l l e l  output dynamic impedance of Q9 and Q10 
A1 E given by equat ion  2.10 
(R2 - R3) - d i f f e r e n t i a l  i n  c o l l e c t o r  r e s i s t a n c e ,  must 
and hoe - 1 inc lude  unbalances due t o  h  , e t c  
O e l  2  
The CMR r a t i o  becomes 
6 
- 
(10 ohms) x  106, 104 
2.5 x 10  3 
o r  92 db f o r  an e f f e c t i v e  1% match i n  R and R The common-mode inpu t  2  3  ' 
v o l t a g e  range des ign  va lue  i s  over  30 v o l t s .  
The power supply r e j e c t i o n  should a l s o  be h igh  s i n c e  t h e  b i a s  c u r r e n t s  
of t h e  input  s t a g e  a r e  r egu la t ed  by R and Q7,  It can l i kewi se  be shown 10 
t h a t  due t o  a  s i m i l a r  argument a s  above, 
Power supply v o l t  age change PSR -;z Equivalent  i npu t  v o l t a g e  change 
o r  73 db f o r  an e f f e c t i v e  1% match i n  R2 and R wi th  3  ' 
Im = ' ~ 1  + IC2, and 
2 
KR - Regulat ion f a c t o r  of zener  vo l t age  r e g u l a t i o n  
2 20 (2.29) 
2.6 Output Voltage Swing 
The 60 v o l t  peak-to-peak d i f f e r e n t i a l  output  vo l t age  swing s p e c i f i c a -  
t i o n  r e q u i r e s  each output  t o  swing l i n e a r l y  a t  l e a s t  215 v o l t s  about i t s  
qu i e scen t  va lue  ( t he  output  common-mode v o l t a g e ) .  Care must be exe rc i s ed  
i n  t h e  c i r c u i t  des ign  t o  i n s u r e  t h a t  t h i s  s p e c i f i c a t i o n  can be met. The 
wors t  case  minimum power supply v o l t a g e  can be c a l c u l a t e d  by summing t h e  
fo l lowing  items : 
Output vo l t age  swing AVO = 30 v o l t s  
Most p o s i t i v e  vo l t age  of Q26 - Q27 e m i t t e r s  = 5 v o l t s  
Current  load ing  R37 x I ~ /  (.,%gA:&9B) = 1 v o l t  
NPN VBE vo l tages  
PNP VBE vo l t ages  
Output common-mode v o l t a g e  accuracy 
V = Minimum (worst case)  supply vo l t age  S - 
-
= 1.8 v o l t s  
= 2.7 v o l t s  
= 2.5 v o l t s  
= 43 v o l t s  
The IC.~A drop i n  t h e  emitter fol lower c o l l e c t o r s  does no t  c o n t r i b u t e  
t o  a  l o s s  i n  output  swing u n l e s s  they exceed t h e  combined components due 
t o  VBE and c u r r e n t  loading.  With V b  va lves  2 300 ohms and I 2 7 ma, t h i s  C 
t e r m  is  unimportant.  
2.7 
and Noise 
These s p e c i f i c a t i o n s  must be considered s imultaneously t o  o b t a i n  a  
p rope r ly  designed r o l l - o f f  network f o r  t h e  MOA-10. Closed loop s t a b i l i t y  
r e q u i r e s  a  con t ro l l ed  phase-gain c h a r a c t e r i s t i c  of t h e  loop g a i n  func t ion  
through u n i t y  gain.  C o n f l i c t i n g  requirements a r e  imposed upon t h e  p l ace -  
ment of t h e  dominant po le  i n  t h e  frequency domain and t h e  e l e c t r i c a l  
l o c a t i o n  of t h e  dominant po le  i n  t h e  c i r c u i t .  
Maximum s t a b i l i t y  margins a r e  obtained by p l ac ing  t h e  dominant po l e  
a t  a low frequency, while  frequency response and s lewing r a t e  s p e c i f i c a -  
t i o n s  p r e f e r  a  h igh  frequency c o n t r o l l i n g  pole .  A compromise is  obta ined  
by us ing  a  r a t e  of r o l l - o f f  of  t h e  loop ga in  response which approaches 
9 dbloctave.  
I f  t h e  dominant po le  is placed a t  t h e  input  s t age ,  t h e  n o i s e  becomes 
excess ive .  This i s  due t o  t h e  h igh  frequency s h o r t i n g  n a t u r e  of  a low 
frequency pole ,  which e s s e n t i a l l y  opens t h e  feedback loop a t  h igh  f r e -  
quencies .  This  can be seen i n  F igure  2.4, The high frequency n o i s e  
which i s  generated a t  t h e  i npu t  of A2 i s  amplif ied by A x A x A t h e r e -  2 3 3 ) 
f o r e  producing a  l a r g e  no i se  a t  t h e  o u t p u t ,  This technique i s  t h e r e f o r e  
unacceptable .  
I f  t h e  dominant po le  i s  placed a t  t h e  output  s tage ,  which removes 
t h e  n o i s e  problem, a  s lewing problem a r i s e s ,  s i n c e  t h e  vo l t age  swing is  
g r e a t e s t  a t  t h e  ou tput .  A compromise s o l u t i o n  is app rop r i a t e .  
The assumed requirement f o r  output  n o i s e  is  t h a t  i t  be l e s s  t han  
10  m i l l i v o l t s .  Likewise compatible w i th  o t h e r  con t r ac tua l  s p e c i f i c a t i o n s ,  
t h e  goal  f o r  s lewing r a t e  is  t h a t  it  be s u f f i c i e n t l y  h igh  t o  pass  a  
60 v o l t ,  2. KHz s i n e  wave und i s to r t ed .  
One p o s s i b l e  s o l u t i o n  i s  presen ted  i n  F igure  2.5 which c r e a t e s  pole-  
zero  combinations represen ted  i n  t h e  Bode diagram of Figure 2.6. This  has  
been s u c c e s s f u l l y  demonstrated wi th  t h e  i n t e g r a t e d  c i r c u i t .  
F igure  2.4. Rol l -of f  Configurat ion Which Creates  Excessive Noise 
2.8 Output Impedance 
The c losed  loop  output  impedance, which is s p e c i f i e d  t o  be less than  
100 ohms, i s  approximately t h e  open loop output  impedance d iv ided  by t h e  
loop gain.  The r e s i s t i v e  component of  t h e  open- loop  output  impedance is ,  
t o  a  f i r s t  o rde r  approximation. 
Figure 2.5. A Possible Roll-off Network for Stabilization 
OPEN LOOP GAIN 
where 
B* - composite cu r r en t  ga in  of output ,  
emi t t e r  fo l lowers  
R '  r open 1 . 0 0 ~  output r e s i s t a n c e ,  
0 
s o  t h a t  
n I 
where 
T = loop ga in  (2.34) 
The cu r ren t  gain, B*, i s  e s t a b l i s h e d  by d i f f e r e n t  devices  f o r  p o s i t i v e  
and negat ive  outputs ,  however f o r  e i t h e r  
B* > 2500 (2 -35) 
This makes 
RA < 80 ohms, and i f  
5 T > 10 , Ro becomes very much smal le r  t han  100 ohms. 
Since t h e  output  d r i v e  c i r c u i t  i s  Class  B, t h e r e  is  a  small  vo l t age  
range about zero i n  which t h e  loop ga in  drops t o  zero, and t h e  output  
impedance inc reases .  This i s  inherent  t o  t h i s  type  of c i r c u i t r y  and 
cannot be e a s i l y  avoided without  i nc reas ing  t h e  power d i s s  i p a t  ion.  
The measurement of output  impedance must not  be confused wi th  thermal , 
feedback e f f e c t s .  When a l a r g e  output  vo l t age  is maintained, t h e  inpu t  
s t a g e  may develop thermal d i f f e r e n t i a l s  which appear as  an input  vo l tage .  
This  e f f e c t  can be minimized by measuring t h e  e l e c t r i c a l  output  r e s i s t a n c e  
wi th  an ac  s i g n a l .  
3.0 INTEGRATED CIRCUIT TECHNOLOGY AND DESIGN 
The e l e c t r i c a l  s p e c i f i c a t i o n s  of t h i s  ope ra t iona l  ampl i f ie r  impose 
s i g n i f i c a n t  demands on t h e  technologies  requi red  t o  f a b r i c a t e  the  c i r c u i t .  
For ins tance ,  t h e  combined s p e c i f i c a t i o n s  of 60-vol t  peak-to-peak l i n e a r  
output vo l t age  swing and 50 mW maximum power d i s s i p a t i o n  a r e  bes t  accommo- 
dated wi th  a  d i e l e c t r i c a l l y  i s o l a t e d  NPN-PNP complementary monoli thic  
c i r c u i t  incorpora t ing  high shee t  r e s i s t a n c e  (2000 ohms per  square) t h i n  
f i lm  cermet r e s i s t o r s .  These advanced technologies  a r e  being used and 
combined f o r  t h e  f i r s t  t ime i n  t h i s  ope ra t iona l  ampl i f i e r .  
The c i r c u i t  s t a t i s t i c s  include:  
97 Devices* 
50 Transistors** 
34 I s o l a t e d  Trans i s to r  Structures** 
47 Res i s to r s  
4.4 Megohms Tota l  Resis tance 
3.1 Process ing  
The s u b s t r a t e  process ing  followed t h e  sequence of Figure 3-1, w i th  
t h e  processing d a t a  recorded on t h e  form of F igure  3-2. The s u r f a c e  
processing and d a t a  shee t  i s  shown i n  Figure 3-3. 
D i e l e c t r i c  i s o l a t i o n  was chosen f o r  t h e  fo l lowing  reasons:  
1) Due t o  t he  e l imina t ion  of s u b s t r a t e  dc  p a r a s i t i c s ,  t he  
complementary t r a n s i s t o r s  a r e  more e a s i l y  f ab r i ca t ed  i n  
t h i s  type  of s u b s t r a t e  
* A device means e i t h e r  a  t r a n s i s t o r  or a  r e s i s t o r .  
** Counting sepa ra t e  base a reas .  
*** Some of t h e s e  i s o l a t e d  c o l l e c t o r  regions inc lude  more 
than  one base region.  
MOAlO PROCESSING 
DEVICE CHARACTERISTICS: SUBSTRATE PARAMETERS: 
NPN: Beta 0 160 a t  + 2 5 O ~  a t  5  mA 1. S t a r t i n g  Ma te r i a l :  N-type, 3 ohm-cm 
BVCEO 2 40 v o l t s  (implying BVCBO - 2. WB = 3.6;  R 8 150 ohmelsquare a f t e r  
120 v o l t s )  r e d i s t r i t l u t i o n .  
3. W - 2.5; R s 2.5 ohmslsquare 
4 .  d m i n a l  i s o f a t i o n  e t c h  dep th  = 30p (r 5p  
to l e r ance )  ( fo r  minimum c o l l e c t o r  of 
PNP: Beta  = 1-10 a t  +2s0c a t  lOOpA 20p w i t h  5p l a p  e r r o r )  
BVCEO 2 40 v o l t s  (implying BVCBO - 5. N+ Buried Layer: RCS 5 15 ohmalsquare 
120 v o l t s  
1. Wafer Stock: 2 ohm-cm, n- type  < 100 >, 20 f 13.  S t a r t  D i f fu s ions :  Add moni tor  wa fe r ;  3  
0.5 m i l s ,  1-318'' d iameter .  ohm-cm n- type  < 100 >, same i i g o t  a s  
s u b s t r a t e .  F i l l  i n  d i f f u s i o n  t imes  on 
2. P a r a l l e l  Lap & Po l i sh :  Dal lons  machine l a p  t h i s  p roces s  s h e e t .  
t o  12 m i l s ;  j i g  l a p  of t h r e e  wafers  t oge the r ,  
one s i d e  8  t o  9  mi l s ,  p o l i s h  one micron g r i t ,  14' Same as Step 3 '  
f i n i s h  w i t h  114-micron t o  specu l a r  appear- 
ance;  mount on j i g  p o l i s h  s i d e  down and l a p  15' Oxide: ' Overnight ( I6  
p a r a l l e l .  Heasure f i v e  p l aces  on v a f e r  and hours)  a t  90OoC wet 02, go0 on bubbler,  
r eco rd  average .  16. P h o t o r e s i s t  Base: (Mask 6428-2).  Ship- 
3 .  -: Three s e p a r a t e  concen t r a t ed  H2S04 + l e y  Az 111. 
5% HNO3 b a t h s  a t  150°c, and 1 b a t h  of  con- 
c e n t r a t e d  HN03 a t  5.5'~; 5 minutes  i n  each ''' -: Same as Step 3' 
bath .  DI r i n s e ;  methanol;  blow dry .  18. Base Deposi t ion:  NPB 1-114 a t  5  
4.  Oxidat ion:  16,000 8 thermal .  Overnight and 7  a t  12. 
1020°C, 90° on bubbler .  19. D i s t r i b u t i o n :  1140°c, 2-112 hou r s ;  
5. PR C o l l e c t o r  I s o l a t i o n  I: (Mask 1428-lN) N2 f 4 cclm 02, 1 hour  wet 02, 8 0 ' ~  
Shipley  Az 111, oxide  e t c h  approximate ly  8  wa te r .  Read RS and Xj . Target :  
minutes.  RSB = 150 ohms / squa re ;  X. 3 = 3.3 microns 
PR C o l l e c t o r  I s o l a t i o n  11: Same a s  I s o l a -  
t i o n  I. 20. PR Emi t t e r :  (Mask 8428-3).  Sh ip l ey  Az 111. 
6. Clean: Same a s  S t ep  3 .  21. w: Same a s  S t ep  3 .  
7 .  C o l l e c t o r  I s o l a t i o n  Etch:  Wax mount on 
Tef lon d i sk ,  e t c h  f o r  30 f 5 microns ac ros s  "' m: Measure B V ~ ~ ~  test 
wafer  u s ing  2:15:5 e t c h .  Demount, degrease .  s i s t o r s .  
Oxide Etch: HF u n t i l  n o m ~ e t t a b l e ,  23. Emi t t e r  D i f fu s ions :  1140°c, 
minutes ,  150 cc/m pH3, 50 cc/m 02, 2.0 
8 .  Nf Col l ec to r  Buried Laver D i f fu s ion :  c f h  N2. 
1300°C, 15  minutes ,  2 c f h  N2, Sb203. 
Target  va lues :  RSc 5 1 5  ohms/sqrtare; Oxide Etch: Read 
Wc 5 3 microns .  Discard  monitor a f t e r  r un .  RS and X.. Target :  RS 5 2.5 ohms/sq., WE = 2 . ~ ~ r n i c r o n s ,  WB = 3.6  microns .  
9. Oxide Etch: HF u n t i l  nonwet table .  Then, 30 minutes 900' N2. 
10. ' Thermal Oxidat ion:  1 0 2 0 ~ ~ ~  16 hours,  24. Measure: Heasure BVCEO on t e s t  t r a n -  
wet 02, 800, 10,000 8.  s i s t o r s .  
11. Polv S i l i c o n  Growth: Deposi t  12  m i l s  25. Oxidat ion:  2  hours  a t  900°c, 90° on 
minimum of p o l y c r y s t a l l i n e  s i l i c o n .  bubbler .  Then e t h y l  s i l i c a t e ,  3000 1. Convert 20 minutes,  900' N2.  
12. Backlap: Level any p r o t r u s i o n s  u s ing  #600 
Carborundum; t r i m  edge 70-100 m i l s ;  HF 26. PR Contacts :  (Mask 1428-4).  Sh ip l ey  Az 
oxide  e t c h  1 5 0.1 minutes .  Scrape  back 111, remove oxide  on back. 
s i d e ;  u l t r a s o n i c  wash; gang mount on 
s i n g l e  c r y s t a l  s i d e ;  l a p  poly  t o  c r e a t e  27. -: Same a s  S t e p  3 .  
f l a t  over  95% of t h e  t h r e e  wafe r s ;  remove; 
r eco rd  t h i c k n e s s  of each wafer .  The t a r g e t  28. Oxidation: Ethyl  s i l i c a t e ,  3000 8. 
th i cknes s  i s  ob t a ined  by adding 1 .5  m i l s  
t o  t h e  t h i cknes s  recorded above and sub- 29. Oxide Conversion: 20 minutes  a t  9 0 0 ~ ~ .  
t r a c t i n g  t h e  o r i g i n a l  t h i cknes s  o f  t h e  
wafer  recorded i n  S t ep  2 U l t r a s o n i c  wash; 29. PR Contacts :  Same a s  S t e p  26. 
mount on poly  s i d e  and l a p  t o  0.8 2 0.1 
m i l s  above t h e  t a r g e t  t h i cknes s .  Demount; 30' Same as Step 3' 
u l t r a s o n i c  c l ean ,  and p o l i s h  u n t i l  s i n g l e  
c r y s t a l  i s l a n d s  a r e  s epa ra t ed .  31. Beta Ad ius t :  1 0 2 0 ~ ~  and 9 0 0 ~ ~ .  







Figure 3.2. Substrate Processing Information 
MOA10 SURFACE PROCESSING 
C i r c u i t  Type: Wafer : 
Mask: Ingot: 
L o t :  MJO No: 
OPERATION 
FIGURE 3 . 3 .  Surface Processing Sequence and Information 
2) D i e l e c t r i c a l l y  i s o l a t e d  i n t e g r a t e d  c i r c u i t s  r ep re sen t  t he  
i n e v i t a b l e  d i r e c t i o n  i n  which t h e  indus t ry  w i l l  proceed i n  
order  t o  r e a l i z e  optimized c i r c u i t r y .  
3) This  technology, combined w i t h  t h i n  f i l m  r e s i s t o r s ,  o f f e r s  
good r e s i s t a n c e  t o  t h e  e f f e c t s  of r a d i a t i o n .  
4 )  The p a r t - t o - p a r t  i n t e r a c t i o n ,  which is  a  troublesome i s s u e  
with h igh  ga in  ampl i f ica t ion ,  i s  minimized. 
5) The c o l l e c t o r - t o - s u b s t r a t e  breakdown vo l t age  i s  high wi th-  
out i ncu r r ing  t h e  r e s i d u a l  e f f e c t  of increased  leakage 
cu r ren t s .  
6) P a r a s i t i c  s u b s t r a t e  capac i tances  a r e  reduced. 
7) The TRW Systems Microe lec t ronics  Center c o n t r a c t u a l l y  
pioneered t h e  oxide i s o l a t i o n  technique and t h e r e f o r e  i s  
we l l  equipped t o  pursue t h i s  technology. 
Disadvantages of t h i s  technology a r e  p r e s e n t l y  t h e  increased  f a b r i c a t i o n  
c o s t  due t o  o v e r a l l  y i e l d .  Large d i e  a rea ,  occasional  d e f e c t s  i n  t h e  
i s o l a t i o n ,  and v a r i a t i o n s  i n  c o l l e c t o r  th ickness  a f f e c t  t h e  y i e l d  
nega t ive ly .  However, counter  balancing t h e s e  i s s u e s  w i th  t h e  above 
advantages shows d i e l e c t r i c  i s o l a t i o n  a s  a  supe r io r  technique.  The 
general  p rocess ing  s t e p s  a r e  shown i n  F igure  3-4. 
3.2 Components 
3.2.1 T rans i s to r s  
The NPN and l a t e r a l  PNP t r a n s i s t o r s  a r e  d i f fused  s imultaneously and 
r e q u i r e  no sepa ra t e  masking o r  d i f f u s i o n  s t e p s .  The e l e c t r i c a l  cha rac t e r -  
i s t i c  design requirements a r e :  
NPN (low cu r ren t )  
Beta = 160 a t  +25OC and Ic = 5 mA 
BVCEO 2 45 vol t s*  
* Implying BVCBO 2 120 v o l t s .  
FABRICATION OF DIELECTRIC ISOLATION 
I SILICON WAFER 2. OXIDE LAYER 3. OXIDE MASK 
4. ETCH GROOVES 
I N  SILICON 
REACTOR PROCESSING 
5. REMOVE OXIDE 
L 
6. DEPOSIT N+ LAYER 
C - 
7 DEPOSIT OXIDE 8 DEPOSIT DIELECTRIC SUBSTRATE 9. REMOVE UNDESIRED MATERIAI. 
( POLYCRYSTAL SILICON 
COMPLETED ISOLATED COLLECTOR REGIONS 
Figure  3.4. D i e l e c t r i c  I s o l a t i o n  Process ing  Steps  
- - 
Figdre 3 , 5 .  Q1, 42 Transistor Lateral Geometry 
3-7 
Figure 3.6.  Standard NPN Transistor Lateral Geometry 
SCALE: 500X 
Figure 3,7* Double Emitter-Area N P M  Transistor Lateral Geometry 
Fzgure 3 , 8 ,  Q2Q,  CRP Wansistor Lateral Gemetry 
Figure 3.9. Standard PNP Transistor Lateral Geometry 
Figure 3.10. Output Emitter FolXmer hansistor EL.teral Geometry 
Figure 3.11. PNP Test Transistor, Transistor Lateral Geometry 
3 - 13 
Ffgure 3-12. NPN Test Wansistsr, Wansistor Lateral Geometry 
NPN (high cu r ren t )  
Beta = 160 a t  +25Oc and Ic = 10 mA 
BVCEO 2 45 vol t s*  
PNP 
Beta = 1-10 a t  +25Oc and Ic = 100 pA 
BVCEO > 45 v o l t s  
The base d i s t r i b u t i o n  t a r g e t  va lues  a r e  s e t  a t  3.3 microns depth 
wi th  a  su r f ace  shee t  r e s i s t a n c e  of 150 ohms per  square.  Af t e r  e m i t t e r  
d i f f u s i o n ,  t h e  base i s  dr iven  i n  t o  3.6 microns wi th  the  e m i t t e r  a t  
2.5 microns, l eav ing  a  base width of 1.1 microns. Af te r  t he  contac t  
s t e p s  (oxide removal) and be t a  a d j u s t  s t e p s ,  t h e  base width becomes 
t y p i c a l l y  1 micron. 
The l a t e r a l  geometry of t h e  devices  a r e  shown i n  Figures  3-5 through 
3-1 2 t o  have a  minimum dimensional t o l e r a n c e  between masks of 0.3 m i l .  
The double emi t t e r  input  t r a n s i s t o r  of F igure  3-5 i l l u s t r a t e s  t h e  d i f f e r -  
e n t i a l  i n  t h e  a r ea  of t h e  two e m i t t e r s  r equ i r ed  t o  g ive  d r i f t  compensation. 
The s t r u c t u r e s  of F igures  3-6 and 3-7 show t h e  r e l a t i v e  geometries needed 
f o r  t h e  Q -Q cu r r en t  generator  combination. F igure  3-8 shows t h e  coalesced 8 9 
t r a n s i s t o r - d i o d e  of Q20-CR1. The l a t e r a l  geometry PNP device is  i l l u s t r a t e d  
i n  Figure 3-9, whi le  t he  h igher  cu r r en t  output  t r a n s i s t o r  and a s soc i a t ed  
Dar l ing ton  c u r r e n t  d r i v e r  a r e  shown i n  F igure  3-10. The t e s t  t r a n s i s t o r s  
of Figures  3-11 and 3-12 a r e  used during t h e  s u b s t r a t e  f a b r i c a t i o n  f o r  i n -  
process  e l e c t r i c a l  t e s t s .  Figure 3-13 shows t h e  c ross  s e c t i o n  of a  t y p i c a l  
t r a n s i s t o r  s t r u c t u r e  and t h i n  f i l m  r e s i s t o r .  
2 ' ~  Implying BVCBO > 120 v o l t s .  
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F i g u r e  3.13. T r a n s i s t o r  and T h i n - F i l m  R e s i s t o r  C r o s s - S e c t i o n  
3,2.2 Res i s to r s  and M e t a l l i z a t i o n  
The r e s i s t o r s  a r e  formed by evaporat ing 150 angstroms of Cr-SiO 
cermet f i lm,  depos i ted  a t  2000 ohms per  square.  Res i s to r  widths of 
0.8 m i l  a r e  t y p i c a l  wi th  0.8 m i l  spacing.  Large incremental adjustments 
a r e  made by removing cermet fuses  by l o c a l i z e d  l a s e r  evaporat ion.  Small 
incremental  adjustments a r e  made by l o c a l i z e d  l a s e r  anneal ing.  (See 
Appendix B.) 
The metal  l i n e s  a r e  t y p i c a l l y  1.0 m i l  wide wi th  0.8 m i l  spaces,  
evaporated a t  12,000 angstroms th ickness .  
3.3 C i r c u i t  Layout 
The 165-mil by 125-mil d i e  shown i n  F igure  3-14 i s  t o  be d iv ided  i n t o  
two groups of components. The l a r g e r  input  s e c t i o n  inc ludes  a l l  d i f f e r e n -  
t i a l  and a s soc i a t ed  common-mode components, from t h e  input  t e rmina l s  through 
R and R (see Figure 2-1).  Likewise, t h e  smal le r ,  output  s e c t i o n  inc ludes  8 9 
a l l  t h e  components from Q5C and Q5D through t o  t h e  output .  The d i v i s i o n  is  
a  "safe ty  f ea tu re"  which allows t h e  s e c t i o n s  t o  be s e p a r a t e l y  d iced  i n  t h e  
event  t h e  processing y i e l d  i s  low, s i n c e  97 devices  i s  recognized a s  a  
r e l a t i v e l y  complex c i r c u i t  f o r  a  h igh-prec is ion  analog func t ion .  I n  t h e  
event  of a  reasonably h igh  y i e l d ,  s i n g l e - d i e  monol i th ic  ampl i f i e r s  would 
be s e l e c t e d  f o r  packaging. I n  t h e  event  of a  low y i e l d ,  a  two-die 
ampl i f i e r  (composed of an input  s e c t i o n  and an output  s ec t ion )  would be 
packaged. 
The input  and output  s e c t i o n s  a r e  e l e c t r i c a l l y  connected w i t h  only  
f o u r  wires ,  two s i g n a l  l i n e s ,  and two power l i n e s .  When a high y i e l d  is 
e s t a b l i s h e d ,  t h e s e  in te rconnect ions  can be made v i a  t h e  aluminum 
Figu re  3.14. MOA-10 I n t e g r a t e d  C i r c u i t  Layout 
meta l l i za t ion  by making a simple change i n  the  metal mask. 
Note a few fea tures  of t h i s  c i r c u i t  layout: 
1) The pos i t ive  supply po ten t i a l  is d i s t r i b u t e d  v i a  t h e  mono- 
c r y s t a l l i n e  s i l i c o n  which l i e s  under the  r e s i s t o r  pa t t e rn .  
2) The negative supply p o t e n t i a l  i s  d i s t r i b u t e d  v i a  t h e  
po lyc rys ta l l ine  s i l i c o n  which l i e s  between t h e  mono- 
c r y s t a l l i n e  tubs.  
3) The output t r a n s i s t o r s ,  Q29 Q D, Q2iB, and Q 3 4 ~  are 
arranged so t h a t  the  thermaf'di88eren l a l s  observed by 
the  input  t r a n s i s t o r  p a i r  a r e  minimized as  the  output i s  
driven from one extreme t o  the  opposite.  This is  done t o  
reduce t h e  e f f e c t  of thermal feedback. 
4)  Note the  fuse l inks  of Rll, RIZ, R13, and R14. 
5) The t e s t  t r a n s i s t o r s  and l ine-up pa t t e rn  a r e  placed i n  
the  cut-away s t r i p  between the  input and output sec t ions .  
6 )  The bonding pads l i e  on the  periphery of the  d ie .  
3.4 Packaging and Wiring 
Figure 3-15 shows the  cutaway of the  t ransparent  covered 
package. The Corning 7059 glass-topped package allows l a s e r  trimming 
a f t e r  t h e  package has been sea led  and while the c i r c u i t  i s  energized. 
Therefore, the  e l e c t r i c a l  parameter changes which occur during s e a l i n g  
a r e  unimportant s ince  f i n a l  adjustments occur l a t e r ,  Also, a c i r c u i t  
c h a r a c t e r i s t i c ,  such as  output o f f s e t ,  can be measured d i r e c t l y  during 
the  adjustment cycle. I n  addit ion,  the  t ransparent  cover allows the  
c i r c u i t  t o  be v i s u a l l y  inspected a f t e r  a l l  processing s t eps  have been 
completed. 
The cover is  processed and sea led  t o  t h e  package by the  following 
procedure: 
9 
Figure  3.15. Laser R e s i s t o r  Adjustment Through Glass Topped Package 
1) The g l a s s  i s  vapor degreased i n  methyl a lcohol .  
2) Approximately 600 angstroms of aluminum is  evaporated. 
3) Approximately 10,000 angstroms of gold i s  evaporated. 
4) The window p a t t e r n  i s  pho to re s i s t ed  and etched.  The photo- 
r e s i s t  i s  removed. 
5) 0.1 m i l  of gold i s  e l e c t r o p l a t e d  on t h e  g l a s s .  
6) The a r r a y  i s  sawed i n t o  i n d i v i d u a l  tops .  
7) The top  is  e u t e c t i c  so ldered  t o  a  114-inch by 318-inch, 
four teen- lead  metal  bottom package (See Figure 3-16), 
us ing  a  go ld - t i n  preform. The s e a l i n g  is  performed a t  
320°C i n  an N2 environment. 
Hermetici ty  measurements, us ing  t h e  helium l eak  t e s t ,  show t y p i c a l  
s e a l s  of 5 x cm of Hg. 
F igures  3-16 and 3-17 show t h e  package dimensions and t h e  wir ing  
diagram, r e spec t ive ly .  
F igure  3.16. F l a t  Package Dimensions 
3-21 
\ I 
Figure 3 .17 .  MOA-10 Package Wiring Diagram 
4.0 TESTING AND EVALUATION 
4.1 The wafer t e s t  set is  shown schema t i ca l l y  i n  F igure  4.1. The inpu t  
and output  s e c t i o n s  a r e  t e s t e d  s e p a r a t e l y ,  according t o  t h e  fo l lowing  
s t e p s :  
Switch P o s i t i o n  Function Descr ip t ion  
The input  s e c t i o n  i s  dr iven  wi th  an ac  
s i g n a l  s o  t h a t  t h e  ou tput  l i m i t s .  The input -  
output  t r a n s f e r  func t ion  c h a r a c t e r i s t i c s  
a r e  monitored on t h e  x and y  coo rd ina t e s  
of an o sc i l l o scope .  Output vo l t age  swing 
and ga in  a r e  measured from t h e  o sc i l l o scope .  
The input  s e c t i o n  input  vo l t age  i s  s e t  t o  
zero. The outputs  a r e  t i e d  t oge the r  and 
t h e  common-mode output  vo l t age  read  d i r e c t l y  
wi th  a  d i g i t a l  meter .  
A dc v o l t a g e  i s  app l i ed  t o  t h e  input  s e c t i o n  
s o  t h a t  t h e  output  d i f f e r e n t i a l  v o l t a g e  i s  
d r iven  t o  zero .  The dc input  v o l t a g e  i s  
r ead  as  t h e  equiva len t  input  vo l t age  o f f s e t .  
Then t h e  power supply cu r r en t  i s  measured. 
The output  s t a g e  power supply cu r r en t  i s  
measured . 
The output  s e c t i o n  i s  d r iven  wi th  an a c  
s i g n a l  s o  t h a t  t h e  output  l i m i t s .  The 
input-output  t r a n s f e r  func t ion  c h a r a c t e r -  
i s t i c s  a r e  monitored on an o sc i l l o scope .  
Output v o l t a g e  swing, wi th  a  5 K load and 
ga in  a r e  measured from t h e  o sc i l l o scope .  
F igure  4.2 shows t h e  form which is  used t o  record  t h e  above measurements. 
I f  one s e c t i o n  is  found acceptab le  wi th  t h e  o the r  not acceptab le ,  t h e  
d i e  is c u t  i n  two, s o  t h a t  t h e  func t iona l  s e c t i o n  can be used i n  a  two 
d i e  ampl i f i e r  conf igura t ion .  I f  both input  and output  s e c t i o n s  a r e  
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. . . . . . . . . . . . . . . . . . .  Record Wafer Test Data. 
. . . . . . . . . . . . . . . . .  Module I d e n t i f i c a t i o n  Mark. 
. . . . . . . . . . . . . . .  Module Cleanup and Inspection.  
. . . . . . . . . . . . . . . . . . . . . . . . . .  Mount Die 
B o n d . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
. . . . . . . . . . . . . . . . . . . . . . . .  Dress Leads. 
. . . . . . . . . . . . . . . . . . . . . .  Visually Inspect .  
. . . . . . . . . . . . . . . . . . .  Functional Test No. 1. 
. . . . . . . . . . . . . . . . . . .  Cleanup and Inspection 
. . . . . . . . . . . . . .  Bake out a t  1 5 0 ' ~  fo r  15 Minutes. 
. . . . . . . . . . . . . . . .  Seal with Transparent Cover. 
. . . . . . . . . . . . . . . . . . . . .  Measure Hemet ic i ty  
. . . . . . . . . . . . . . . . . . .  Functional Test No. 2. 
. . . . . . . . . . . . . . .  Adjust Drift-Offset  with Laser. 
. . . . . . . . . . . . . . . . . . . . .  Long Term Bake Out. 
. . . . . . . . . . . . . . . .  Final  Adjustment with Laser. 
. . . . . . . . . . . . . . . . . . . . .  F i n a l T e s t N o . 3 . .  
Wafer T e s t # l  Test #2 Test 13 
A " o . . . . . . . . . . . . . . .  
v0(max) a t  % = 5K . . . . . . . .  
V,(min) a t  RL - 5K . . . . . . . .  
. . . . . . .  IS a t  VS = 45 v o l t s  
C M R . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
Figure  4 . 3  
4.2 Module Tes t  Procedure 
The MOA-10 modules a r e  assembled according t o  t h e  sequence shown i n  
F igure  4.3. Each a m p l i f i e r  ha s  t r a c e a b i l i t y  back t o  ingot  and wafer 
information, w i t h  t h e  process ing  d a t a  recorded on t h e  forms shown i n  F ig-  
u r e s  3.2 and 3 . 3 .  
The e l e c t r i c a l  t e s t i n g  of t h e  monoli thic  a m p l i f i e r s  was performed 
according t o  t h e  fol lowing procedure: 
4 .2 .1  Open Loop Gain - Output Voltage Swing - Power Consumption 
The t e s t  con f igu ra t i on  shown i n  Figure 4.4 i s  used t o  measure t h e s e  
t h r e e  parameters .  The power consumption is measured by monitor ing t h e  
cu r r en t  i n  t h e  p o s i t i v e  supply l i n e ,  wi th  t h e  ou tput  load  r e s i s t o r ,  
RL = 5  K ohms, not  connected. 
The open loop ga in  and output  v o l t a g e  swing a r e  measured wi th  t h e  
output  load r e s i s t o r ,  % = 5 K ohms, connected. F igure  4-5 r e p r e s e n t s  
a  t y p i c a l  o sc i l l o scope  p a t t e r n  on which t h e  ga in  and vo l t age  swing a r e  
measured. The ga in  is measured a s  t h e  s l o p e  t imes a  p r o p o r t i o n a l i t y  
5  
cons tan t ,  K = 10 , determined by t h e  e x t e r n a l  a t t e n u a t o r s  shown i n  F igure  
4.4.  The frequency of  t h e  s i g n a l  source  is  chosen a t  10  Hz t o  be 
s u f f i c i e n t l y  below t h e  lowest n a t u r a l  po le  of t h e  monol i th ic  a m p l i f i e r .  
The ga in  measurement, t h e r e f o r e ,  r e p r e s e n t s  t h e  dc  ga in  va lue .  
The s p e c i f i e d  va lues  a r e :  
AVO 2 60 v o l t s  a t  IL = 6  mA 
PD 2 50 mW quiescent  
4.2.2 D r i f t  
The s p e c i f i e d  ou tput  o f f s e t  over t h e  temperature  range - 5 5 ' ~  t o  
+ 1 2 5 ' ~  is: 
AMPLIFIER 
1.0 VOLTS /CM 
Figure 4.4. Test  Configurat ion f o r  Open Loop Gain, 
Output Voltage Swing, and Power 
Consumption 
Figure 4.4. Test  Configurat ion f o r  Open Loop Gain, Output Voltage 
Swing, and Power Consumption. 
Output 
Volt age \ Av' I Swing I 
Hor izont a1 
(1.0 volts/cm) 
Figure 4.5,& Typical Oscilloscope Pattern for 
Figure 1 Test Configuration 
V 1 1 5  mW a t  c losed  loop ga in  of 10, a s  shown i n  Figure 4 . 6 .  0 
The r e s i s t o r s  a r e  1% values ,  symmetr ical ly  matched t o  0.01% wi th  $- p p m / O ~  
temperature  c o e f f i c i e n t .  The r e s i s t o r s  a r e  o u t s i d e  t h e  oven, and t h e r e f o r e  
experience on ly  room temperature  ambient. 
The a m p l i f i e r  output  i s  monitored wi th  a  d i g i t a l  vo l tmeter  wh i l e  t h e  
input  of t h e  c losed  loop c o n f i g u r a t i o n  is  sho r t ed  and t h e  ampl i f i e r  i s  
s t a b i l i z e d  a t  t h e  fol lowing temperatures:  
- F l a t  Pack Mono1 i t h i c  Arnplif i e r  
I n s i d e  Oven 
r -  - - - - - -  --- 
Figure 4.6. Tes t  Conf igura t ion  f o r  
Temperature D r i f t  
4.2.3 Output Res is tance  
The output  r e s i s t a n c e  i s  measured by applying a  dc I - v o l t  d i f f e r e n t i a l  
input  s i g n a l  t o  t h e  c losed  loop con f igu ra t i on  shown i n  Figure 4.7. The 
output  dc vo l t age  i s  measured wi th  and without  a  5 K ohm d i f f e r e n t i a l  
load.  The output  v o l t a g e  v a r i a t i o n  must be l e s s  than 200 m i l l i w a t t s  t o  
i n s u r e  t h a t  t h e  output  r e s i s t a n c e  s p e c i f i c a t i o n  i s  met, 
Ro < 100 ohms. 
Figure 4.7. Test  Configurat ion f o r  Output Res is tance  
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4.2.4 Common-Mode Rejection 
The common-mode rejection is measured in the test configuration of 
Figure 4.8 .  The ac signal source is set at 21 volt, peak-to-peak 
amplitude at 10 Hz. Since the specification is 
auc 2 60 dB, 
the common-mode gain must be less than -40 dB. Therefore, the meter must 




Figure 4.8. Test Configuration for Common-Mode Rejection 
4.2.5 Frequency Response 
The frequency response  i s  taken  by measuring t h e  r e l a t i v e  a c  ou tput  
of t h e  closed loop a m p l i f i e r  a t  10 H z  and 2 KHz.  The 10 H z  valve of 
ga in  is considered t o  be t h e  same as  dc.  The s p e c i f i c a t i o n  s t a t e s  t h a t  
t h e  r e l a t i v e  ga in  a t  2 KHz must be 3 dB or  l e s s ,  below t h e  dc va lue .  
See F igure  4 . 9 .  
Figure  4.9. Tes t  Configurat ion f o r  Frequency Response 
4.2.6 Phase S h i f t  
The phase s h i f t  i s  measured by t h e  t e s t  s e tup  of Figure 4.10. Only 
one measurement, a t  >5Hz, i s  taken t o  i n s u r e  meeting t h e  s p e c i f i c a t i o n  
1.5' maximum phase s h i f t .  
F igure  4.10. Test  Conf igura t ion  f o r  Phase S h i f t  
4.3 Test Resu l t s  
Figures  4.11a and 4.11b show t h e  t e s t  d a t a  and graphed temperature  
d r i f t  information,  r e s p e c t i v e l y  f o r  Amplifier SN 41. The o the r  fou r t een  
a m p l i f i e r s  have information shown on Figures  4.12 through 4.25. This 
information i s  summarized i n  F igure  4.26. Phase d a t a  was taken on only a  
few u n i t s  t o  e s t a b l i s h  t h a t  1.5' l a g  i s  t y p i c a l l y  measured a t  f requenc ies  
above 500 Hz, o r  two o rde r s  of magnitude b e t t e r  than spec.  
4.4 Mechanical Tes t  i n q  
Ten f u n c t i o n a l  modules were mechanical ly  t e s t e d  according t o  t h e  
fol lowing c r i t e r i a :  
Vibrat ion:  500 g peak 200-2000-200 Hz wi th  a  15 minute 
logar i thmic  sweep i n  each d i r e c t i o n .  This  t e s t  
w i l l  be performed i n  t h e  x, y and z planes .  
Shock : 100 g ' s  f o r  11 mi l l i seconds  
A l t i t ude :  Each u n i t  should be capable  of o p e r a t i n g  f o r  an extended 
length  of t ime i n  a  p e r f e c t  vacuum environment. 
A helium l eak  t e s t  and de te rgent  bomb t e s t  w i l l  be 
used t o  t e s t  t h e  hermetic  s e a l  of each package. The 
-7 
maximum l eak  r a t e  i s  no t  t o  exceed 1 x 10 c c  per 
second . 
Each u n i t  was v i s u a l l y  examined and r e t e s t e d  e l e c t r i c a l l y  and he rme t i ca l l y  
a f t e r  shock and aga in  a f t e r  v i b r a t i o n .  The r e s u l t i n g  d a t a  is  shown i n  
F igure  4.2 7 .  
MOA-10 TESi ... 2A 
MODULE SERIAL NO: 4 / 







+ 2 5 ' ~  
- 1 5 ' ~  
- 55Oc 
Output Swing Output Offset  
with R,, = 5K R with Zero Input 
, 
- 7.2 n ~ . l r  
- 0 . 3 - e  
&$vp/p -/.5nny 
- / O , d  
+- 4.5-~/cvvt~ 
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: Is . LO.- , vs . 4 r v ~  , Is~vs = 45-AW 
@ # Output Resistance: Vo - 2. VgRJ; dv0 4 .O/O VPUS; R o -sr 0.6 100 I 
,010 Y 5/00 
vO1 = E L  70. = 2.6a 
AV (CM) 
Common-mode Rejection: AVo(DM) . - Q ~ v P / P .  CMR a l o x L  &30° AV@(DM) 
Frequency Response: 
Phase Shi f t :  $ - a t  5 Hz 
Figure 4 - l l a .  Amplifier 41 Test Data 
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MOA-10 TEST DATA 
MODULB SERIAL NO: 
DATE : RUN: WAFER: 59 DIE: 3 
TEMPERATURE MEASUREMENTS 
Loop Gain Output Swing Output Of f e e t  
Avo with RL = 5K Cl with Zero Input 
F * 1 - 
ROOM TEMPERATURE MEASUREMENTS 
Power Consurnpt ion: Is ' vs = ' 3 4 B m ~  
1 
Output Resistance: Vo = AVO , Ro-,jjX 100 ' 
vol ' . o / l  S i 0 D  &< - 2 . 6 ~  
AV*(rn 
conwon-mode Reject  ion: A V ~  (DM) , C M R ~ I O X -  /i! a@ AVo(DM) 
AVi (a) = 
Frequency Response: vi ,/@vnNs ------.vo - ,013 v e ~ S  a t  10 Hz, dB Attenuat ion 0 
Phase Sh i f t :  @ 0 a t  5 Hz 
Eigure 4-12a. Amplifier 54 Test Data 

mA-10 mST DATA 
UODVLE SERIAL NO: 5 / 
DATE : RUN: WAFER: DIE: 
TEMPERATURE MEASWBENTS 
Loop Gain Output Swing Output Offset  
Avo with Q m 5K n with Zero Input 
+125Oc 
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: vs = ISxVS 54 h W ,  
Output Resistance: Vo = 
AVd (CM) 
Cmon-mode Rej a c t  ion: AVO (DM) = lpCMR - l o x  --------- A V ~ ~ D M )  
AVi (CM) 
Frequency Reeponee: vo = a t  I 0  Hz, dB Attenuation - 
A M $  
o a t  2 KHz 
Phase Sh i f t :  0 a t  5 Hz 
Figure 4-13a. Amplifier 51 Test Data 

MODULE SERIAL NO: 
4 2 3  




Output Swing Output Offse t  
with RL = 5K n with Zero Input 
- 
- 2.6 n? V 
7 8 . 8 ~  P-P + . ~ m v  
ROOX TEMPERATURE MEASUREMENTS 
Power Consumption: Is - vs = , IsxVs = 3 9 #?//ti 
Output Resistance: Vo = Avo AVO , R o m O ~ x  100 = 
AV h~ (CM) 
Common-node Rej a c t  ion: AVO (DM) - , CMR = lox4,,,= A V ,  (DM) 
d&"'f ,; V A  
Frequency Response: Vi = eL Vo = a t  10 Hz, dB Attenuat ion - , 
,i,< ik'  
i %\ 
0 I- a t  2 KHz 
Phase Sh i f t :  d = a t  5 Ha 
Figure 4-14a. Amplifier 101 Test Data 

MOA-10 TEST DATA 
MODULE SERIAL NO: 
/&PUT 2 6  7 3/ 
DATE: 7 -/S -6 9 RUN: 0 u 7 r ~ 7  2 6 W ~ R :  7 DIE: 2 6  
TFMPERATURE MEASUREMENTS 
Loop Gain Output Swing Output Offset  
Avo with RL = 5K n with Zero Input 
P 
+125OC 9 6 . 0 - v  
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: Is - vs - , IsxVs ' -5' 7. S w 
AV 
Output Resistance: Vo = AV , O I V * H q ,  ~ ; ~ j x 1 0 0  = 
0 
yo1 a 2 D - 2 -  6 Po C .so/ ICS/03 
AV (rn) 
Common-mode Rej ec t  ion: AVO (DM) L 6 4 t4Pp Q1R = 10x -L?.- 2 
AVi (DM) 
AVi(cM) = 
p M 5  , p S  
Frequency Response: Vi = v0 = e 5 s t  10 HZ, dB Attenuation - 
, D" RMH1 z"' 
vi -;vo =\.at 2 ~ z  
Phase Sh i f t ;  OI = a t  5 Hz 
Figure 4-15a. Amplifier 117 Test Data 

MOA-10 !SEST DATA 
MODULX SERXAL NO: 
DATE: I JUL Y @69 RUN: 2. J WAFER: 5- DIE: l6 
TEMPERATURE MEASUREMENTS 
Loop Gain Output Swing Output Offset 
Avo with RL 1 5K n with Zero Input 
4-125Oc 
ROOM TEMPERATURE M E A S U K ~ i W S  
Power Consumption: IS I v~ I J IsxVs ' 
5 4  w 
Output Resistance: Vo = Avo , RomOjx 100 = 
Re 4 
9 1  L S I M )  
vol - r2.6 JI., w. 
1 / , , o ~ J ~ ~ ~  
Frequency Response: Vi - I 0 -  at 10 HzJ dB Attenuation 
Phase Shift: d at 5 Hz, 
Figure 4-16a. Amplifier 72 Test Data 

MOA-10 TEST DATA 
MODULE SERIAL NO: 
DATE : RUN: 'IAFeR: DIE : 
TEMPERATURE MEASUREMENTS 
Loop Gain Output Swing Output Offset 
Avo with RL = 5K n with Zero Input 
F.T-a * F 1 
+125Oc 
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: Is vs - 
Output Resistance: Vo Avo , Ro=,jjX 100 - 
Common-mode Reject ion: AVO (DM) 4 CMR 0 lox 
@,L\5 
Frequency Response: vi n L y@ vo a at 10 Hz, dB Attenuation - 
e.5 
B , \ O C ~  
vi - vo - 
Phase Shift: $ - at 5 Hz 
Figure 4-17a. Amplifier 60 Test Data 

MOA-10 TEST DATA 
MODW SERUL NO: , -  







+ 25Oc 7.5A106 
- 15'~ 
- 55Oc 
Output Swing Output Off set 
with RL = 5K 0 with Zero Input 
I_ 
+ 5 ; 6 ~  
f -3 ,Z-  
7 t? P/P - 0 . 5 ~  
-/, S w  
t /3,3- 
ROOM TEMPERATURE MEAS-S 
Power Consumption: I, = /.0Sh$ V, - 4SVOC, I ~ X V ~  = 4 7.3- 
Avo Output Resistance: Vo = ~~~~~S , AVO 4 .O/ V C b S  , R c 0 2 x  I00 = 
AV ' (CM) 
Conmron-mode Rej act ion: AVO (DM) , = 1 o x L a  14 0 0 0  AV&(DM) 
AVi(CM) - 4 ~ p / ~  
Frequency Response: 0 '/8/6v<t'10 &, dB Attenuation . vi - 0 -
0 -  
Phaee Shift: = at 5 Hz 
Figure 4-l'8a. A m p l i f i e r  58 Test Data 
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MOA-10 TEST DATA 
MODULE SERIAL NO: 573 
DATE: 30 89 RUN: / WAFER: d 2  DIE: 1 3 
TEMPERATURE MEASUREMENTS 
Loop Gain Output Swing Output Offset  
Avo with RL = 5K fl with Zero Input 
- , 
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: Is v = 4 5 V b ~ ,  lys= 697 =-2 S 
Output Resistance: Vo = ~ P H s ,  AVO Avo R o = o z ~  100 = 
AV (CN) 
Common-mode Rejection: AVO (DM) - 1 02  U ~ / P / P ,  CMR - 10, n 2000 AV~(DX)  
AVi (CM) = 4 ~ P / P  
Frequency Response: V = 10/8 '%'lo Hz, dB Attenuation - 0 -
=,/@ J ~ ~ * v ~  = 
vi - 
Phase Shi f t :  $ a t  5 Hz 
Figure 4-19a. Amplifier 50 Test Data 

MODULS SERLAL NO; 
6 
DATE : WAFER: DIE: 
TEMPERATURE MEASUREMENTS 
Loop Gain Output Swing Output Offeet 
Avo with % - 5K n with Zero Input 
+125Oc +4. OW 
+ 75Oc 
+ 2 5 ' ~  - p  ' a&fw,f- 
- 1 5 ' ~  - g ~ 5 m  d
- 55Oc 
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: vs 
Output Resistance: Vo = Avo AVO 4 -01 fc/RM9, R o p o j x  LOO = 
vol = . O I A  S'VD roe  z o  = 2 , d R  
AV* (CM) 
Conrmon-mode Raj action: AVO (DM) CMR 0 l o x  ------- AVO(DM) 
AVi(CMl - 
.roo@"' I Frequency Response: Vi -Vo - 1027:t% XE, a Attenuation = 
./@flM$ , /. ~ s 3 ~ $ r ~  K H ~  
"i - 0 -  
Phase Shi f t :  4 a a t  5 Hz 
Figure 4-20a. Amplifier 102 Test D a t a  

MOA-10 TIZST DATA 
MODULE SERIAL NO: 






- 1 5 ' ~  
- 55Oc 
Output Swing Output Offset  
with RL 0 5K n with Zero Input 
- 7 . D m V  
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: IS I v~ " J IsxVs " 
Output Resietance: Vo = Avo Avo J R o p 0 ~ x  100 = 
VO1 - R o d  O / X 5 / 0 &  = 2.6- 
d o  
AV . (CM) 
Commonlaode Rejection: AVO (DM) CMR - l o x  -C AV, (DM) 
P5 
Frequency Response: Vi - .L Vo - a t  10 Hz, dB Attenuation - ,  
8 6 5  
I , l Q P  
vi - IV* 
Phase Sh i f t :  d - a t  5 
Figure 4-218. Amplifier 62 Test 9ata 

MODULE SERIAL NO: 
DATE : RUN: 
TFXPERATURE MEASUREMENTS 
Loop Gain Output Swing Output Offset 
AVO with % = 5K n with Zero Input 
ROOM TEMPERATURE MEASUREMENTS 
Parer Consumption: Is = vs = 
Output Resistance: Vo - AVO , Ro=o.6x 100 - 
go . - E L * Z ! ~ L -  : 2" 4 . A  vol = 0 
Comon-mode Rej action: AVO (DM) , CMR lox 
d Pf15 
Frecluency Response: Vi = 
,,\IP"~ 
Vo = at 10. Hz, dB Attenuation = 
, ,,' C \ J k $  , 
d W S  
vi - 0 at 2 1812 
Phase Shift: @ = at 5 Ha 
Figure 4-226. Amplifier 59 Test Data 

MOA-10 TEST DATA 
MODULE SERIAL NO: 7 





Output Swing Output Offse t  
with RL = 5K R with Zero Input 
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: Is = 4-5w 
Output Resistance: Vo = 2 4 V R M  , a v o L  , 6 ' /@1kS , R ~ ~ Z X  Avo 100 = 
vol = 
AV* (CM) 
Connnon-node Reject ion:  AVo(DM) = *@c@/P, CMR 5 l o x  - 8 d b  
AVi(CM) = 
dRMS d ,  
Frequency Response: Vi = Vo = a t  10 Hz, dB Attenuat ion = 0 
y7 d ~ w ~  
INJ'II:~ = a t  2 KHz vi = 8- 
Phase S h i f t :  0 a t  5 Hz 
Figure 4-23a. Amplifier 57 Test Data 

MOA-10 TEST DATA 
MODULE SERZAL NO: 7 7 






with RL = 5K fl 
Output Offset  
with Zero Input 
ROOM TEMPERATURE MEASUREMENTS 
Power Consumption: I~ = 6 774, vS = 4 5 ~ ~  C, lps - W.# 
Output Resistance: Vo M. JRMS, dy0 c .o/ 0 Wq /&@p'- 
Po< 2-G.m 
AVO (CM) 
Common-mode Rejection: AVo(DM) .oL v&, CIL8 - 10x 2 03 0 
Frequency Response: . = Llr, Attenuation 
vi - 0 - 
Phase Shi f t :  r a t  5 Hz 
Figure 4-24a. Amplifier 27 Test Data 

WAFER: 6 DIE: 1s- 
Loop Gain Output Swing Output Offset 




ROOM TEMPERATURE MEASUREMENTS 
Power Coneumption: Is - IsxVs - 3 4- 
Avo Output Resistance: Vo - 20. WeS, h v o C p  010 VKMS, RT~TX 100 - 
Commonlnode Reject ion: AVO (DM) -, = / / 0 @  
(IRM 5 
Frequency Response: Vi =,/-vo at 10 Hz, dB Attenuation = 
5 ./@ KN(V , j. 0 34d5:: KHz 
vi - 0 -  
Phase Shift: 0 = at 5 Hz 






















































4.5 Evaluat ion 
Examination of t h e  t e s t  d a t a  from Figure 4.11 through Figure 4.26 
shows t h a t  t h e  MOA-10 ampl i f i e r  i s  designed t o  and capable of meeting 
t h e  s p e c i f i c a t i o n s  s t a t e d  i n  Sect ion 1.0.  A review of t h e  e l e c t r i c a l  
performance wi th  r e spec t  t o  c i r c u i t  design,  i n t eg ra t ed  c i r c u i t  mask l ay -  
o u t ,  and processing is, however, h e l p f u l  i n  understanding t h e  p re sen t  
p r o d u c i b i l i t y  s t a t u s  of t h i s  c i r c u i t .  
The BVceo breakdown vo l t ages  were more d i f f i c u l t  t o  o b t a i n  than  
o r i g i n a l l y  a n t i c i p a t e d  f o r  t h e  s p e c i f i e d  c o l l e c t o r  r e s i s t i v i t y .  This was 
probably due t o  su r f ace  e f f e c t s  pecu l i a r  t o  t h i s  d i e l e c t r i c a l l y  i s o l a t e d  
c i r c u i t .  To accommodate t h i s  d i f f i c u l t y  t he  Beta spec was reduced, i n  
some cases  t o  a s  low as  40 a t  room temperature.  Since Betas f a l l  o f f  t o  
50% nominal va lue  a t  -55 '~ ,  low temperature c i r c u i t  behavior should be 
proper ly  i n t e r p r e t e d .  I n  t h e  fu tu re ,  t h e  c o l l e c t o r  r e s i s t i v i t y  should be 
s p e c i f i e d  h igher ,  a l lowing t h e  Beta and BV s p e c i f i c a t i o n s  to be m e t  
ceo 
s imultaneously.  
The 215 mv output  o f f s e t  versus temperature s p e c i f i c a t i o n  i s  
ob ta inable ,  but examination of t h e  d r i f t  shows t h a t  t h e  l a r g e s t  e r r o r s  
a r e  t y p i c a l l y  found a t  temperatures  below - 3 0 ' ~ .  This i s  probably due t o  
t h e  e f f e c t  of reduced t r a n s i s t o r  Betas a t  lower temperatures  a s  previously 
noted.  The unique technique of d r i f t - o f f s e t  adjustment has  been demon- 
s t r a t e d  a s  q u i t e  e f f e c t i v e ,  p a r t i c u l a r l y  between O'C and +125'~, a s  
shown by t h e  t y p i c a l  d r i f t - t empera tu re  l i n e a r i t y  i n  t h a t  temperature 
range. It would t h e r e f o r e  appear f e a s i b l e  t o  consider  a  much t i g h t e r  
s p e c i f i c a t i o n  f o r  dc o f f s e t ,  s ay  +5 mv, i f  t h e  temperature range could 
be modified. 
Another f a c t o r  worth n o t i n g  is  t h e  t ime-temperature s t a b i l i t y  of t h e  
t h i n  f i lm  r e s i s t o r s  a f t e r  l a s e r  adjustment .  The more adjustment a  
r e s i s t o r  r ece ives ,  t h e  more bakeout time is r equ i r ed  t o  s t a b i l i z e  t h e  
r e s i s t a n c e  va lue .  This i n  t u r n  r e c u i r e s  a  v e r n i e r  trimming a f t e r  bakeout.  
I f  more l a s e r  blowout l i n k s  were included,  t h e  l a s e r  annea l ing  adjustments  
could be kept  t o  small  increments,  and t h e  above e f f e c t  reduced. 
The open loop ga in  s p e c i f i c a t i o n  was not d i f f j c u l t  t o  ob t a in .  The 
low Beta problem, however. does a f f e c t  ga in  a t  nega t ive  temperature .  It 
i s  t h e r e f o r e  assumed t h a t  t h e  ga ins  would c o n s i s t e n t l y  be g r e a t e r  than 
6 2 x 10 f o r  proper Beta va lues .  
The 60 v o l t  peak-to-peak output  v o l t a g e  swing i s  ob t a inab le ,  but  
some of t h e  u n i t s  were uncomfortably c l o s e  t o  t h i s  minimum s p e c i f i c a t i o n .  
This  is  probably due t o  v a r i a t i o n s  i n  t h e  output  common-mode vo l t age  of 
t h e  input  s e c t i o n .  - This parameter i s  a  func t ion  of t h e  Beta match of 
t h e  PNP devices  i n  t h e  3 r d  s t a g e  b i a s  network, Q6., Q6B, and QZ1. If 
t h e s e  Betas a r e  mismatched, they  can be compensated by l a s e r  r e s i s t o r  
adjustments ,  a  process  which was not  used on t h e  i n i t i a l  c i r c u i t s  
de l i ve red  . 
The power d i s s i p a t i o n ,  common-mode r e j e c t  ion, ou tput  impedance, 
frequency response,  and phase - sh i f t  s p e c i f i c a t i o n  appear i n  good o r d e r .  
There was one problem uncovered, however, which does demand a t t e n t i o n  
p r i o r  t o  a d d i t i o n a l  ampl i f i e r  f a b r i c a t i o n .  This  is  a  small  o s c i l l a t i o n  
which appears on ly  i n  t h e  loaded cond i t i on  when an output  is  d r iven  
nega t ive .  This is independent of  o v e r a l l  loop s t a b i l i t y ,  and is  a t t r i b u t e d  
t o  t h e  l o c a l  feedback loop e s t a b l i s h e d  by Q33, Q34.3 and Q34B* This 
t r i p l i c a t e  must be analyzed and r e s t r u c t u r e d  a t  t h e  mask l e v e l  t o  i n s u r e  
proper  s t a b i l i t y  margins a t  a l l  output  and environmental condi t ions .  
Also, t h e  d i v i s i o n  of t h e  d i e  i n t o  two sec t ions  r e q u i r e s  an unfavor- 
a b l e  bonding sequence. To avoid the  crossover  of bonding wires ,  t h e  
metal  mask should be modified. This i s  not  recognized a s  a d i f f i c u l t  
t a s k .  
The mechanical t e s t i n g  of t e n  func t iona l  modules insures  t h a t  t h e  
he rme t i c i ty  and e l e c t r i c a l  performance i s  not s u b s t a n t i a l l y  changed due 
t o  t h e  s p e c i f i e d  shock and v i b r a t i o n  t e s t s .  
5.0 SUMMARY AND CONCLUSIONS 
The unique d r i f t - o f f s e t  c o n t r o l  c i r c u i t r y  proved t o  be very e f f e c t i v e .  
A l l  major requirements of t h e  MOA-10 were met inc luding  e l e c t r i c a l  and 
environmental s p e c i f i c a t i o n s .  They were: 
D r i f t  
Power Consumption 
Output vo l tage  swing 
Open loop gain 
Common-mode r e j e c t i o n  
Output impedance 
Freqqncy response 
Phase s h i f t  
Temperature 
A l t i t ude  
Shock 
Vibra t ion  
Some items, i d e n t i f i e d  i n  Sect ion 4.5, do r e q u i r e  a t t e n t i o n  i f  a  
follow-on f a b r i c a t  ion  cyc le  i s  i n i t i a t e d .  Included a r e  mask modi f ica t ions  
t o  e l imina te  l o c a l  o s c i l l a t i o n s  i n  t h e  negat ive  output d r i v e  t r i p l i c a t e  
and a  change i n  t h e  metal in te rconnect ion  t o  avoid wire bond crossovers .  
I n  addi t ion ,  t h e  c o l l e c t o r  r e s i s t i v i t y  would be s p e c i f i e d  h ighe r .  
I n  conclusion,  an ampl i f i e r  has  been developed which meets t h e  con- 
t r a c t  renuirements .  
APPENDIX A 
The MOA-5 ampl i f i e r  is  shown i n  Figure A-1.  The f i n a l  p a r t  count 
is : 
15 NPN t r a n s i s t o r s  
10 PNP t r a n s i s t o r s  
26 r e s i s t o r s  
2350 K ohms - t o t a l  nominal r e s i s t a n c e  
The monol i th ic  c i r c u i t  design inc ludes  v e r t i c a l  NPN's, v e r t i c a l  
PNP devices  wi th  e l e c t r i c a l  des ign  goa ls  shown i n  Table A-1, phys ica l  
d a t a  i n  Table A-2, and ac parameter d a t a  i n  Table A-3. 
The process  sequence used t o  form t h e  n-type and p-type c o l l e c t o r  
regions i s  shown i n  Figure A-2. P-type s t a r t i n g  ma te r i a l ,  which l a t e r  
becomes t h e  PNP c o l l e c t o r ,  is  lapped and cleaned. Af te r  an oxide i s  
formed, ho le s  a r e  etched i n t o  t h e  oxide and t h e  s i l i c o n .  N-type s i l i c o n ,  
which l a t e r  becomes t h e  NPN c o l l e c t o r ,  i s  then  e p i t a x i a l l y  deposi ted and 
t h e  wafer lapped back t o  form s e p a r a t e  n-type and p-type reg ions .  
Co l l ec to r  i s o l a t i o n  channels a r e  etched,  a f t e r  another  oxide growth, 
t o  leave  n- and p-type c o l l e c t o r  i s l a n d s .  The oxide i s  removed and t h e  
wafer cleaned. A l a y e r  of molybdenum i s  then  depos i ted  over t h e  n- and 
p-type c o l l e c t o r  i s l a n d s  t o  provide a  low r e s i s t i v i t y  buried l a y e r  f o r  
both t h e  NPN and PNP t r a n s i s t o r s  wi thout  r e q u i r i n g  sepa ra t e  n+ and p+ 
d i f fused  buried l a y e r s  i n  t h e  NPN and PNP devices ,  r e spec t ive ly .  This  
approach t h e r e f o r e  r equ i r e s  a  minimum number of process  s t e p s .  
An oxide i s o l a t i o n  l aye r  i s  then  depos i ted  before t h e  p o l y c r y s t a l l i n e  
s i l i c o n  is  depos i ted .  The p-type s i l i c o n  i s  lapped back through t h e  
Figure A-1. Monolithic Operational Amplifier 
Circuit Design (MOA5-1) 
NPN PNP 
Parameter 
50 - 7 0 100 22 50 7 0 
-55Oc 
BVCEO (volts) 50 50 
r (ohms) 100 200 300 300 450 600 
TABLE A-2. SISTOR DATA 
Junction Areas Maximum 
Collector-Substrate 37 50 62 mils 
2 
6.6 7.6 8.7 mils 2 Base-Collector 
2.1 2.7 3.3 mils 2 Emitter-Base 
Diffusion 
Wi (collector depth) 22 



















Parameter M . h  &= Hi& 
-- 
CcS .64 1.0 1.3 .64 1.0 1.3 PF 
%-' a t  Ic = 2.5pA 2.2 x 2.8 x 3.5 x lo-8 2.2 x lo-' 2.3 x 10" 3.5 x lo-a set. 
= LOW 5.5 lom9 7.0 x lom9 8.8 x 13~')  5.5 7 .O x lo-' 8.8 x lo-' e w e  
= 50@ 1.1 x lo-' 1.4 x lo-' 1.8 x l o -g  1.1 x 10 - 9 1.4 x lo-' 1.8 x lo-' sec. 
= ZOOM 2.7 x 10-lo 3.5 x 10-lo 4.4 x 10-lo 2.7 x 10-lo 3.5 x 10-l0 4.4 x sec. 
9 1 mA 5.5 x lo-'' 7.0 x 10-l1 8.8 x 10 -I1 5.5 x 10-11 7.0 x 10-l1 8.8 x 10-l1 sec. 
- 1 
w 3.3 x lo-'' 6.7 x 10'" 11 x lo-'' 1.3 x 10"~ 2.9 x 10'1° 4.9 x 10'1° sec. 
wC" a t  VCB- 40V 6 x 10'12 16 x lo-'' 30 x 10-l2 12 x 31 x 60 x 10"~ sec. 
20V 9 x 10-12 24 x 10'12 42 x lo-'' 18 x 10"~ 45 x 10"~  78 x lo-'' sec. 
= 10V 12 x 10-l2 32 x 10'12 57 x 10-12 36 x 68 x 10-l2 108 x lo-'' see. 
= 4V 1 8 x 1 0 - ~ ~  48 x lo-'' 90 x lo-'' 54 x 10'12 108 x 10"~ 172 x 10-l2 sec. 
9 1 V  36 x 10-l2 96 x lo-'' 180 x 10'12 102 x 10'l2 200 x 10-l2 342 x 10-l2 sec . 
£T - Q1 12.7 16.0 20.5 MHz a t  Ic 9 lo@, VCB - 20 vo l t r  
- Q2 3.2 4.1 5.2 MHz a t  Ic 2.5~4, VCB 4 vo l t s  
- 96 48 64 96 MHz a t  Ic 9 50M, VCB = 1 vo l t  
- Q8 a t  Ic = 10 PA, VCB = 40 vo l t s  12 13 20 MHz 
b r i s d  L a p r  Deposition 
1. P a n l l e l  lap k Roli8h 12. Rlotoresiat Collector 
2. Clean Isolat ion Channels and Etch Oxide 
3. Oxidation 
I. W d e  Conversion 13. Etch Collector Isolat ion Channels i n  Silicon 
5. Rlotomsist Nm 
Collector Regions 14 Oxide Removal k Clean 
and Etch Oxide 
6. Etch I I 15. Deposit WolyMenum 
16. Oxidation 
I77  Remove Oxide. Clean, 1 17. Oxide Converaion 
7. and Epitaxial ly Depoait 18. Deposit Poly- 
NRI Collector )(aterial crystal l ine Silicon 
8. Parallel hp 8 Polish 
9. Clean 19. Parallel l a p  
and Polish 
10. Oxidation XI. Oxidation 
ll. Oxide Conversion 21. Odde Conversion 
F igure  A-2 .  MOA-5 Subs t r a t e  Process ing  Steps 
molybdenum layer t o  form isolated col lector  regions. An oxide passivation 
layer i s  grown and the wafer i s  ready for di f fus ions .  
The dif fus ion processing steps are shown i n  Table A-4. 
31. - ~t r thcd  I. N n  parto 8, 10 m t e  40,, @ wtr Ou u teu te  .t*r at r m  8 . 1 ~ r r a ~ u n .  DI 
r i m e ,  methanol b l w  dry. 
33. - 30 a inu tm a t  IOMOC wet' 02. 
34. - 750°c, l 0 , o d .  
35. - 20 minutas a t  ~ O Z O ~ C ,  dm op. 
36. - N ha., Bhiplcly. 
37. - Nathod A. 
38. - 120 minutea a t  1 0 2 0 ~ ~ .  h o v e  mid. oa t m i t o r  r e f e r  p r i m  t o  run. 70 c c h i a  Ltl, 
18 cc/min 02, 7.5 cfh 112. 
39. - Pciduce oxide thickme. t o  I J O ~  2 SO&. r c a  4. m a i r e 3  - 450 okau/sqrura. 
40. r ibvt ion - 180 minut.# 1 2 0 0 ~ ~ ;  3 p u t s :  1) 20 minutas OZ 2 cfh; 2) 05 a i r a t a s  '02 vet 80' on bubbler; 
W r a i n u t . 8  o2 2 c f i .  b a d  x,. 
41. Photorceiat, - P bane, Shipley. 
42. Photoreelrt Clem - Method A. 
43. B r o n  l b ~ o s i t i o n  - 30 minutes a t  950°c: h o v e  oxide on .pi w a i t o r  pr ior  t o  run. 245 cclmin 1286 (250 pp. 
B2Q in argon); 80 cc/min 02, 2450 c c h i n  Nz. 
M. Oxide Etc& - Raduce oxide thickness t o  15008 + 5008. b d  t18 om *pi m n i t o r .  bmirbd 1400 0kalequ.t.. 
45. Boron Di r ibu t io  - 150 minute. a t  1 1 4 0 ~ ~ ;  2 cfh N plua 4 c c h i s  0 in  w O , b e d  4 
and': on b 2 h  monitor wafer.. lbmfrrd a p i  - $10 a t  2.611; P 9 t i 0  2 : 2 t .152eo%@.2t2  wafer. 
with {he-1 oxide, 30 rninutaa a t  1 0 2 0 ~ ~  wet 02. 
46.  Ethvl S i l i c r t p  - 750°c, 40d. A 1 1  uafara. 
47. p n v e r r t o g  - 15 minute* a t  1 0 2 0 ~ ~ .  Dry 02. 
48. Photorsai.ag - I++ emitter, Shiplay. 
49. - Method A. 
50. )H Davosition - minutea a t  1140°c, 150 c c h i n  (1% a 3  i n  arwn).  M c c h i n  02, 2.0 cfb Hz. 
S t r ip  e p i  wafer &for* deponition. 
51. pthvl Si l ice& - ~ S O O C ,  4000R. AII wafer.. 
52. Converrlon - 5 minutea a t  1 0 2 0 ~ ~  dry 02. 
53. photoresist - PC emitter, Shiplay. 
54. phptoraeirt C l a n  - Nathod A. 
55. PC ~ e o o ~ i t i o g  - 60 rainuto. a t  1 0 2 0 ~ ~ .  W v a  o n i b  on P urni tor  pr ior  t o  run. 200 o o h i n  11286 (1000 p p  
B2% in  argon). 30 cclnin 02; 4.0 cfh N2. T i m  off B2 a f t e r  45 minutes. 
56. (bride 8 - Etch t o  15008. b a d  + X on both H ard P urnitorm. IMaired Q@) - 12. 461) 1 5. 
XJ;! - 1 and 2.611. X J O  - 1.5 md 2 .6~ .  
57. Ethvl 8- - 750°c, 400d.  All  wafer., 
58. p n v e r n i o ~  - 20 minute. a t  IOZOOC dr]l 02. 
59. ghOtorr.int C o n t a m  - Shiplay. P a w a  mid. on back. 
60. - Method A. 
61. gthv). - 75O0c, 40008. A11 wefar#. 
61. - 20 minutem a t  1 0 2 0 ~ ~  dry 02. 
63. Photoresist Contactt - Shipley. Bmaova oxids on back. 
BbPiwr 
&:a1 I Ba~oa i t ioq  - TU1. 
pbotoreni8t cmaaet. - Shipley 
- TUl .  
t R~,BOV.?L - 5-100. 
- 30 minute., 490'~. 
Table A - 4 .  ~iffusion/Surface Processing Sequence 
APPENDIX B 
Precision Thin-Film Cermet Resistors 
for Integrated Circuits 
I... RRAtJN AND D. E. LOOD 
A bvtracr- The use of thin-film resistnrs in monolithic integrated circuits 
h hernmin~ mnre widwpread au the perfnrmnnce requkcmento impwed upon 
rircuk designers become more stringrnt A cennet, consisting of a mixture of 
Cr and SiO, was selected as a suitable resistor material for this purpose be- 
ranre nf it* rnmpntihilitv with eemirnndl~rtnr mnterinle and prncmee. and 
~ W R I I R Q  nf its qtrhilit\ nnd reprdsrihilitv over R wide rsnge nf sheet r e  
sistance. Cermet R h s  with sheet resistances of300,1000, and U)O(tIl/square 
were flash evaporated on silicon substrates, and resistors were fabricated. Tlie 
tpchnqncg fnr depwiting the cermet Rlme and fshrirnting Be rwistnrs are 
d k W ,  and methods for -+uh4R(Iumtly ndiu~tlng the r ~ h t n r s  tn p r e c i ~  
values are described. The properties of the completed resistors are presented 
k detail. Rg. 1. Schemat~c of the flash evaporation sourct. 
INTRODI IrrroN 
T IS NOW widely accepted that the traditional methods 
of producing resistor elements for silicon monolithic 
integrated circuits are no longer adequate for many cur- 
rent applications [I]-[3]. Silicon resistors, including such 
categories as bulk silicon, diffused layers. epitaxial layers. 
and reverse-biased jnnctions, are now being replaced in 
critical designs with compatible thin-film resistors, which 
offer a wider range of values. increased precision, lower tem- 
perature coefficients, and greatly reciuced parasilics. The 
use of thin-film resistors has made it possible tbr the first 
time to approach-and, indeed, in some cases to exceed- 
the performance obtainable with discrete components. 
The chromium-silicon monoxide system has been favored 
by a number of investigators [4E[6 ] as a thin-film resistor 
material because of its excellent stability, even for high sheet 
resistances. In addition, this cermet system (the term 
"cermet" designates a combination of a dielectric and a 
metal) appears especially compatible with the physical prop- 
erties and processing requirements of monolithic integrated 
circuits. 
This paper describes the procedures and techniques em- 
ployed to fabricate compatible Cr-SiO cermet thin-film re- 
sistors. The precision, electrical characteristics, and stability 
will be discussed in detail. 
Description of the Evaporation System 
The cermet films are deposited by the flash evaporation 
[7] of mixed powders of SiO and Cr. The Cr powder is 99.95 
percent, 325 mesh. The SiO powder is Kemet-select grade, 
125-325 mesh. To insure complete mixing of the powders, 
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Fig. 2. Schematic of the evaporation system. 
the mixture is placed in a ball mill for at least 24 hours prior 
to its use in the powder hopper. Degassing of the mixed 
powder is accomplished by vacuum storage for at  least 24 
hours prior to deposition. 
The evaporation source consists of a powder hopper, de- 
livery tube, and a tungsten heater strip. The powder hopper 
has a horizontal worn screw below the powder reservoir 
that transports the powder to the delivery tube. The whole 
assembly is agitated by a gear and lever mechanism, as 
shown in Fig. 1. This continuous agitation prevents the 
powder from sticking in the delivery tube. The delivery tube 
directs the powder onto the tungsten strip, which is main- 
tained at approximately 2000°C to insure instantaneous 
evaporation of both components. This mechanism is driven 
at 4.5 r/min, and gives a deposition rate of 4 to 4.5A/s at a 
source-to-substrate distance of 9 inches. 
The evaporation system is shown schematically in Fig, 2. 
PROCEEDINGS OF THE IEEE 
Substrates are mounted on a copper block, which is heated 10 
by a number of tungsten coils imbedded in the copper. A 
gallium eutectic is used to insure good thermal contact be- 9 
tween the copper block and the substrate. These substrate 8 
heaters will reach a maximum temperature of 500°C. Most 
of the depositions of cermet films have been at a substrate 7 
temperature of 400°C. ! 6 
Early in the investigation it was found that these films t 
would anneal; that is, the resistance would decrease if the 2 5 
films were heated to a temperature greater than or equal to 
their deposition temperature. In order that this material 
8 ,  2 
may be used as thin-film resistors in integrated circuits, it is 3 
important to use a substrate temperature that would not be 
exceeded in the processing steps necessary to complete the 2 
circuit after the deposition of the resistive film. A tempera- 1 
ture of 400°C satisfies these requirements. 
0 
Thin-Film Deposition TIME- 
Fig. 3. Film conductance in arbitrary units as a function Typically, the resistive film is simultaneously deposited on of time for a cermet deposition. 
three substrates. One substrate is the silicon wafer on which 
the circuits are being fabricated. A second oxidized silicon 
wafer is used to monitor conductance. Both of these silicon 
wafers are on the same substrate heater. The third substrate 
is polished Pyrex, on which the film thickness is later de- 
termined by multiple-beam interferometry. Periodically, 
films are also deposited on graphite substrates to permit 
spectrographic analysis of the film. 
The procedure for the deposition of the cermet films is as 
follows. The system is usually pumped overnight so that, 
prior to the deposition, the pressure in the bell jar is 1 x lo-' 
torr. Aluminum is deposited on one of the silicon substrates 
through a shadow mask to provide contacts for the con- 
ductance monitor. The substrates are then rotated over the 
mask used for the cermet deposition, and the conductance 
probes brought into contact with themonitor substrate. The 
substrates are heated to 400°C. The tungsten strip is heated 
to 2000°C, and the powder source is turned on and run for 
two minutes before the shutter between the source and sub- 
strates is opened. The pressure in the bell jar during the 
deposition is 2-3 x torr. The conductance of the film 
is monitored during the deposition and the shutter closed 
just short .of the desired value. The final value of con- 
ductance is obtained by letting the film anneal at the deposi- 
tion temperature until the conductance that corresponds to 
the desired sheet resistance (Wsquare) is reached. A con- 
ductance vs. time curve for a cermet deposition is shown in 
Fig. 3. 
Resistivity of the Film 
Initially, the deposition rate was monitored by means of 
a crystal osc~lator thickness monitor; however, since the 
variations in rate were found to be very small, this was dis- 
continued and the rate determined by dividing the film 
thickness by the deposition time. For each deposition, the 
conductance is monitored to its final value. Assuming that 
the rate remains constant, a linear conductance curve indi- 
cates that the conductance is directly proportional to the 
film thickness and that the deposited film is homogeneous. 
After the substrates are removed from the vacuum system, 
the resistance of the monitor is accurately measured with a 
Wheatstone bridge. The film thickness is measured with an 
interferometer and the resistivity of the material calculated. 
It is considered that the most important parameters to con- 
trol, insofar as preservation of the electrical properties of the 
film is concerned, are the resistivity and the homogeneity. If 
the resistivity can be controlled to a reasonable degree, then 
the sheet resistance can be controlled much more precisely 
by slight variations in thickness. 
The resistivity of cermet films with a nominal resistivity 
of Q-cm could be reproduced within + 10 percent. The 
sheet resistance of these films could be controlled to within 
+5 percent. As the resistivity of the cermet films is in- 
creased, by the process of decreasing the chromium con- 
tent, control becomes more difficult. Films with a nominal 
resistivity of 3.5 x a-cm gave a +20 percent variation 
in resistivity; however, it was possible to get reasonably 
straight conductance curves over this range. The apparatus 
used to monitor conductance is described in a previous pub- 
lication 181. 
Composition of Films 
Spectrographic analysis of the evaporated films showed a 
large difference in the composition of the film, as compared 
with the composition of the mixed powder. As an example, 
films deposited from a mixed powder containing 69 percent 
Cr by weight were determined to contain 77 percent Cr by 
spectrographic analysis. This difference appears to be 
caused by the preferential bouncing of SiO particles. Visual 
observations indicate that when the SiO particles, which are 
larger and lighter than the Cr particles, hit the hot tungsten 
strip, the bottom surface vaporizes and the particle is pro- 
pelled off the strip. This also happens to the Cr particles, but 
since they vaporize much slower and are more dense, the net 
effect is to lose much more SiO than Cr by this process. This 
argument is further substantiated by the fact that increasing 
the temperature of the tungsten strip decreases the re- 
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\BURIED N+ DIFFUSION 
WRIED P+ DIFFUSION 
Fig. 5. Cross-sectional view of buried-layer epitaxial wnstruction 
with deposited cermet resistor. 
temperatures much above its deposition tempeqture. This, 
50 60 . 70 80 90 
presumably, wuld be circumvented by depositing the 
PERCENT CHROMIUM BY WEIGHT cermet at temperatures above 520°C; however, this has not 
Fig. 4. Rdationship between the cermet resistivity and yet been attempted because of limitations in the present 
the percentage of Cr in the film. equipment. The purpose of placing pads under the resistor 
terminations was to reduce contact resistance; however, 
sistivi'ty and the percentage of SiO in the film. Decreasing 
the source temperature has the inverse effect. The relation- 
ship between resistivity and percent Cr in the film, as de- 
termined by spectrographic analysis, is shown in Fig. 4. 
These results are similar to those reported by other authors 
for Cr-SiO cermet films [9],  [lo]. 
RESISTOR FABRICATI~N 
A typical cermet resistor entails a three-layer structure 
wnsisting of metal pads beneath the resistor terminations, 
the cermet resistive film, and finally the top metal wntacts 
for connections between the resistor and other circuit ele- 
ments. Figure 5 schematically depicts a portion of a siliwn 
monolithic circuit, wnsisting of one transistor and a cermet 
collector resistor deposited upon the protective oxide. The 
cross-sectional view reveals that this particular circuit uti- 
lizes a buried-layer epitaxial construction; this, however, is 
only incidental to the resistor fabrication. 
The initial resistor processing step is the deposition of the 
first metal. Approximately 600 A of titanium followed by 
5000 to 8000 A of aluminum is vacuum deposited upon the 
oxide surface of the silicon substrate. Standard photo- 
lithographic techniques [I 1 j are then employed to remove 
the metal in all a r e a ~ x c e p t  for the resistor pads and over 
previously etched holes in the oxide, where it is necessary to 
make wntact to the siliwn substrate. A low-resistance, 
comparative measurements have shown that their effect is 
negligible. 
After completion of the first metal processing, the cermet 
film is deposited as detailed in the preceding section. Photo- 
lithography is again employed to delineate the resistors. The 
minimum practical resistor width is presently 0.5 mil; be- 
low this it becomes increasingly difficult to maintain di- 
7 - 
mensional tolerances. The maximum width, of course, 
depends on the available space, and in current applications 
is 15 mils. During the resistor etch procedure, the photo- 
resist pattern also provides protection for the previously 
deposited substrate wntacts. This is necessary since the 
cermet etching solution, which contains HF and HCI, 
readily attacks both titanium and aluminum. 
The second vacuumdeposited metal layer, similar to the 
first, consists of 600A of titanium and 10 000 to 16 000 A 
of aluminum. Photoljthographic delineation produces the 
resistor contacts and, concomitantly, the circuit interwn- 
nections. Good electrical wntact between metal and cermet 
is insured by sintering at 375°C in an inert atmosphere. At 
the sites where wntact is made to the siliwn substrate, 
continuity between top and bottom metal is interrupted by 
the layer of cermet that was left to protect the bottom metal 
from the cermet etch. This film is thin enough, however, 
that the series resistance it introduces is negligible. 
ohmic metal-to-silicon wntact is obtained by alloying at Three variations of the cermet films were used in fabricat- 
520°C. ing resistors. Designated as Type I, 11, and 111, they were 
Actually, were it not for the necessity of making wntact characterized by sheet resistances of 300, 1000, and 2000 
to the silicon, the first metal wuld be eliminated. It is re- Q/square, respectively. A summary of their properties is 
quired because alloying cannot be accomplished after the presented in Table I. 
cermet has been deposited since the cermet will anneal at In typical circuit applications, the limitations on line 
PROCEEDINGS OF '1Hb 1hEb 
TABLE 1 
PROPERTIES OP CERMET FILMS 
PtRCEl4l DEVIAIION MOM MkAtl  
Ftg 7 ( e )  I)~sl~iI)~#tit)r~ t r T  1 ~ l r i l  wldt: Lcrnrel reblslwb 
(b) D~stribution of 1-mil w~dt: ditiused s~licon resistors. 
Fig. 6. Resistor test pattern. The bottom metal pads (the small docs 
at the resistor terminations) are visible through the top metal and 
cermet. 
width and available space have permitted resistance values 
ranging from 150 to 200 000 R using 300 ClJsquare cermet. 
With 2000 Qlsqhare films, the upper bound has been ex- 
tended to 1.3 MR. 
For 'test purposes, resistor patterns of the type shown in 
Fig. 6 were prepared. The substrates were identical to those 
used for circuit fabrication, except that there wete no prior 
diffusions. The resistors could thus be examined inde- 
pendently of any subsurface components. 
Precision 
Integrated circuit resistors, by virtue of their simul- 
taneous fabrication, display a high degree of uniformity. To 
take advantage bf this characteristic, integrated circuits are 
designed, whenever possible, to depend upon resistor ratios 
for their performance rather than absolute values. 
duced during the filrn deposition, while the remainder can 
be ascribed to variations in resistor dimensions as a result of 
the photores~st and etchlug process. 'l'he histogram of 
Fig. 7(a) shows a typ~cal d i s t~~but io~?  f' I-mil wide certnet 
resistors on a 1-inch diameter silicon substrate. An inter- 
esting comparison is offered by Fig 7(b) which shows the 
distribution previously attailled using diffused resistors. 
Resistor Adjustment 
'I'hi~l-hlrn resistota have yet anotl~er adval~tage over 
silicon resistors---the ab~lity to adjust the resistors to a pre. 
cise value after fabiication. 'Tltis not only allows the use of 
resistors with t~ghter tolerances than those otherwise avail- 
able, but also permits compensation of other components 
in the completed circuit, a function associated with po- 
tentiometers or trinin~ing res~slors in conventio~~al circuitry. 
Two adjustment techniques have been used successfully 
with cermet resistors The first is a resistor array with re- 
movable shunts, and the second is an electrical pulsing 
For identical, adjacent, I-mil wide resistors, the average technique. 
deviation in resistance is k0.6 percent. The equivalent The first technique utilizes a resistor network, such as the 
value for 0.5-mil wide resistors is 1.1 percent. For non- one shown in Figs. 8(a) and 8(b) Certain of the resistors are 
adjacent resistors on a typical 60-mil square circuit chip, the shunted by deposited metal links; these may be removed by 
deviationaverages + 1.8 percent for 1-mil wide resistors and passing current through the links and evaporating them, as 
f2.5 percent for 0.5-mil wide resistors. Only a slight im- shown in Figs. 8(c) and 8(d) Removing the coarse-adjust- 
provekent is noted for resistor widths greater than 1 mil. ment links, on the left-hand side of the schematic in Fig. 
The absolute values of 1-mil wide resistors are normally 8(a), adds series resistance in a binary fashion, with 150 R 
within f 15 percent of the design value. About half of this as the smallest increment. Removing the fine-adjustment 
amount is due to resistivity and thickness variations intro- links, shown on the right-hand side of the schematic, adds 
BRAUN A N D  LOOD: THIN-FILM CERMET RESISTORS 
(a) 
Fig. 8. (a) Schematic of an adjustable resistor array. (b) Portion of an 
integrated circuit die showing the actual resistor array. The longer 
resistors are 1-mil wide. (c) Shunt prior to removal. (d) Shunt after 
removal. 
~esistance in parallel with the 1.5-WZ resistor, thereby in- 
creasing the total resistance in steps as small as 5 n. This 
method is easy to apply and can provide a high degree of 
precision. The only disadvantage is the additional area re- 
quired by the resistors. 
A second adjustment procedure consists of the applica- 
tion of a series of electrical pulses across the resistor ter- 
~ninals, while simultaneously monitoring the resistance. For 
pulses producing a peak power'dissipation of approxi- 
mately lo6 W/in2 of resistor surface, the resistance exhibits 
a steady decrease. When the desired resistance is reached, 
pulsing is halted and the resistor will remain at this new 
value. In this way, adjustment to better than t 0 . 1  percent 
has been readily achieved. 
The source of this behavior is believed to be an annealing 
process arising from the momentary high temperature pro- 
duced by each electrical pulse. Electron microscope studies 
have revealed that the annealing process in these films pro- 
duces a structural change in the direction of increased 
ordering. 
Although this method has been used with considerable 
success in fabricating a number of circuits, it does have sev- 
eral drawbacks. First, it is necessary to remove the resistor 
from the circuit during the adjustment procedure to avoid 
damaging or altering other components. This is accom- 
plished by providing removable links similar to those em- 
ployed in the first method. After the adjustment is com- 
pleted, the resistor is connected back into the circuit by 
bridging the open section with a thermocompression ball 
bond. 
There is also a limitation on the maximum value of re- 
sistance that can be adjusted. If the pulse amplitude required 
for adjustment is too high, breakdown of the insulating 
oxide layer between the resistor and the silicon substrate 
can occur. 
Finally, for reasons not yet understood, some resis- 
tors do not change in a fully controllable .manner, but 
instead display a series of discrete and sometimes large step 
changes. 
Presently under investigation is a potentially superior 
technique that would replace electrical pulses for heating 
the resistors with high-energy light pulses from a laser 
source. This method would not require physical contact 
with the circuit and may also eliminate the difficulties now 
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TEMPERANRE IN *C 
Tracking characteristic of two adjacent 1-mil wide, 1800-ohm 
cermet resistors. The sheet resistance of the film= 300 Rjsquare. 
Temperature Coeficient of Resistance 
3 
The average temperature coefficient between -25°C 
and +100"C is 140f 50 ppm/"C for Type I cermet 5 
(p = Q-cm) and - 125 + 50 ppm/"C for Types 11 and 1 
III cermet (p=3x Qcm). A typical resistance- a. Z 2 
temperature curve for a Type I cermet resistor is shown in 8 
Fig. 9. z d More important than the temperature coefficient in many 
applications is the tracking coefficient; i.e., the deviation 
;I z 1 in the ratio of two resistors as a function of temperature. z 
The outstanding performance of cermet resistors in this = 
area is clearly demonstrated in Fig. 10. For the example 
shown, the tracking coefficient is better than f 1 ppm/"C o 
from - 150°C to + 150°C. HOURS 
Stability Rg. 11. Drift of unprotected cermet resistors in temperature storage. 
An intensive test program is now in progress to determine 
the stability and reliability of cermet resistors. Preliminary (2.2 x 10' W/inz) for Type 111 cermet. These figures Suggest 
on resistors using 300 b2/square cermet support that the burnout power is a function of the film resistivity 
previous conclusions concerning their stability. and, to a lesser degree, the thickness. 
Partial results of temperature storage tests are in There are other factors, of course, that also affect the 
Fig. 11. The drift rate at 2w0c  is 1 percent per 1000 hours, rnaxhum power dissipation. In an actual circuit, it would 
at 1 5 0 0 ~  is 0.25 percent per 1000 hours. The direction of be necessary to consider the effects of different resistor 
the change is positive, and here the mechanism ge0metries (e.g., meandered resistors VS. linear resistors), 
is believed to be of the chromium. 1f this is ac- thedissipationand proximity of other resistor sin thecircuit, 
M y  the case, then a protective coating of some material, and the thermal properties of the packaging employed. A 
such as SiO, should result in a still lower drift rate. quantitative assessment of these factors has not yet been 
Cermet resistors also demonstrated excellent resistance obtained; however, based on preliminary load life tests on 
to moisture. Unprotected resistors were directly exposed to various test patterns, lo4 w/inz in a 25°C ambient has been 
an environment of 60°C and 95 percent relative humidity. established as the maximum permissible dissipation for 
No signiiicant changes were noted after 500 hours. design purposes. In circuit applications thus far, the highest 
dissipation utilized has been 6 x 10' W/inz. For 1-mil wide, 
Power Dbsipatwn 300 Q/square resistors, this corresponds to 2 r n W W  of 
To obtaininformation on the power-handling capabilities resistance. 
of the three @ks of cermet ams, burnout tests were per- 
formed on individual rectangular resistors, measuring 1 mil APPLICATIONS 
by 6 mils, which were deposited on thermally oxidized Cermet thin-film resistors have now been applied success- 
silicon wafers of both chemically polished singlecrystal fully in a number of integrated circuit designs. Notable 
material and mechanically polished polycrystalline mate- among these is a recently described [12] high-frequency dc 
rial. For either substrate, the average power dissipation at amplifier of exceptional performance. This amplifier fea- 
burnout was 1.7 W (2.9 x lo5 w/inZ) for.Type I cermet, tures a bandwidth of 60to 90 MHz, a differential gain of 70, 
1.4 W (2.4R lo5 W/in2) for Type I1 cermet, and 1.3 W and apowaWipationof45mW. 
B-6 
BRAUN AND LOOD: THIN-FILM CERMET RESISTORS 
An earlier version of this circuit had previously been 
fabricated using triple-diffused transistors and diffused 
resistors. The updated circuit employs buried-layer epitaxial 
construction and cermet resistors, which are adjusted to 
precise values after deposition. Performance is markedly 
improved in the later version, and a significant portion of 
this improvement is directly attributable to the use of the 
cermet resistors, which provide the necessary features of 
high precision, low temperature coefficients, excellent 
tracking, and reduced parasitic capacitance. Of no less 
importance is the additional design flexibility provided by 
a wider range of available resistance values and by increased 
processing freedom; since the resistors and semiconductors 
are fabricated in separate and independent processes, it is 
no longer necessary to compromise the characteristics of 
one type of component to meet the requirements of the 
other. 
Evaporated Cr-SiO cermet films appear to be an excellent 
choice for use as resistor elements in silicon monolithic 
integrated circuits. Cermet resistors are readily adaptable 
to integrated circuit- processing and possess excellent elec- 
trical and physical characteristics. High precision can be 
provided by techniques that permit adjustment of the 
resistors after fabrication. In addition, films with sheet 
resistances of 2000 Q/square make possible the use of large 
values of resistance. The continuing investigations of 
cermet films will be directed toward developing reproducible 
films of still higher resistivity, which will be required for 
further advances in the design of micropower circuitry. 
The authors wish to express their appreciation to Dr. 
J. L. Rogers and J. L. Buie for their encouragement and 
helpful comments, to L. Rosenkrantz who deposited many 
of the films, and to W. B. Adelman who supplied the stabil- 
ity data. 
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